diff options
author | Chris Lattner <sabre@nondot.org> | 2005-01-23 04:39:44 +0000 |
---|---|---|
committer | Chris Lattner <sabre@nondot.org> | 2005-01-23 04:39:44 +0000 |
commit | b48da3953642d3d006edebd7fc6c1ca5bcfdb5cd (patch) | |
tree | 7734e8b3c9abfb00b05e7a6922d58252a186a481 /lib/CodeGen/RegAllocSimple.cpp | |
parent | ac9dc08c7f0ae60c125624d72c3022025d79ee9e (diff) |
Remove the 3 HACK HACK HACKs I put in before, fixing them properly with
the new TLI that is available.
Implement support for handling out of range shifts. This allows us to
compile this code (a 64-bit rotate):
unsigned long long f3(unsigned long long x) {
return (x << 32) | (x >> (64-32));
}
into this:
f3:
mov %EDX, DWORD PTR [%ESP + 4]
mov %EAX, DWORD PTR [%ESP + 8]
ret
GCC produces this:
$ gcc t.c -masm=intel -O3 -S -o - -fomit-frame-pointer
..
f3:
push %ebx
mov %ebx, DWORD PTR [%esp+12]
mov %ecx, DWORD PTR [%esp+8]
mov %eax, %ebx
mov %edx, %ecx
pop %ebx
ret
The Simple ISEL produces (eww gross):
f3:
sub %ESP, 4
mov DWORD PTR [%ESP], %ESI
mov %EDX, DWORD PTR [%ESP + 8]
mov %ECX, DWORD PTR [%ESP + 12]
mov %EAX, 0
mov %ESI, 0
or %EAX, %ECX
or %EDX, %ESI
mov %ESI, DWORD PTR [%ESP]
add %ESP, 4
ret
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@19780 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/CodeGen/RegAllocSimple.cpp')
0 files changed, 0 insertions, 0 deletions