aboutsummaryrefslogtreecommitdiff
path: root/lib/CodeGen/MachineVerifier.cpp
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2011-06-02 02:19:35 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2011-06-02 02:19:35 +0000
commit491a13691d3b30b8288dfc6e01ad6a58f69a4ce6 (patch)
treea9d601a352d9dc7e6bc6f0f8cdc33d582dee0b3d /lib/CodeGen/MachineVerifier.cpp
parent5e06903e66a1f89b29a7cdf89421e3d8d12f6a77 (diff)
Add a RegisterClassInfo class that lazily caches information about
register classes. It provides information for each register class that cannot be determined statically, like: - The number of allocatable registers in a class after filtering out the reserved and invalid registers. - The preferred allocation order with registers that overlap callee-saved registers last. - The last callee-saved register that overlaps a given physical register. This information usually doesn't change between functions, so it is reused for compiling multiple functions when possible. The many possible combinations of reserved and callee saves registers makes it unfeasible to compute this information statically in TableGen. Use RegisterClassInfo to count available registers in various heuristics in SimpleRegisterCoalescing, making the pass run 4% faster. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@132450 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/CodeGen/MachineVerifier.cpp')
0 files changed, 0 insertions, 0 deletions