aboutsummaryrefslogtreecommitdiff
path: root/lib/CodeGen/CallingConvLower.cpp
diff options
context:
space:
mode:
authorCameron Zwarich <zwarich@apple.com>2011-05-25 04:45:23 +0000
committerCameron Zwarich <zwarich@apple.com>2011-05-25 04:45:23 +0000
commit328634598fb8dbb774709aebc61a97d63f7027b3 (patch)
tree358d6115318fe14f640dd528844eab88a991bc9d /lib/CodeGen/CallingConvLower.cpp
parent8f161c3a95d844746be41332c763fb308aae3c9c (diff)
Change the order of tBX's operands so that the predicate operands come after the
target register, matching BX. I filed this bug because I was confused at first: PR10007 - ARM branch instructions have inconsistent predicate operand placement <http://llvm.org/bugs/show_bug.cgi?id=10007> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@132041 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/CodeGen/CallingConvLower.cpp')
0 files changed, 0 insertions, 0 deletions