diff options
author | Bill Wendling <isanbard@gmail.com> | 2008-01-05 23:30:51 +0000 |
---|---|---|
committer | Bill Wendling <isanbard@gmail.com> | 2008-01-05 23:30:51 +0000 |
commit | f995830dafb8a20aa14f6b055af79253c9368303 (patch) | |
tree | 5c42a43d1a0e18c49921550093a4ad1eac19d406 | |
parent | 19033bf7f8306131169e532c97e3ee4b745db221 (diff) |
Fix comment.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@45638 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r-- | lib/Target/X86/X86InstrInfo.cpp | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/lib/Target/X86/X86InstrInfo.cpp b/lib/Target/X86/X86InstrInfo.cpp index 9d71427968..c19827e752 100644 --- a/lib/Target/X86/X86InstrInfo.cpp +++ b/lib/Target/X86/X86InstrInfo.cpp @@ -173,8 +173,7 @@ bool X86InstrInfo::isReallySideEffectFree(MachineInstr *MI) const { unsigned Reg = MI->getOperand(1).getReg(); const X86Subtarget &ST = TM.getSubtarget<X86Subtarget>(); - // Loads from global addresses which aren't redefined in the function are - // side effect free. + // Loads from stubs of global addresses are side effect free. if (Reg != 0 && MRegisterInfo::isVirtualRegister(Reg) && MI->getOperand(2).isImm() && MI->getOperand(3).isReg() && MI->getOperand(4).isGlobal() && |