aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2008-01-07 23:16:55 +0000
committerChris Lattner <sabre@nondot.org>2008-01-07 23:16:55 +0000
commitf7c8db9ab5ba36b94bab7f1232c896abe41c86a7 (patch)
treeb7be6c625b420911391855f9a0f965267d053411
parent9b44944d3d46bb855b2aa48094628189004c8c51 (diff)
add a new bit.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@45726 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/Target.td3
1 files changed, 2 insertions, 1 deletions
diff --git a/lib/Target/Target.td b/lib/Target/Target.td
index 64a710bb55..766966f550 100644
--- a/lib/Target/Target.td
+++ b/lib/Target/Target.td
@@ -190,7 +190,8 @@ class Instruction {
bit isBarrier = 0; // Can control flow fall through this instruction?
bit isCall = 0; // Is this instruction a call instruction?
bit isSimpleLoad = 0; // Is this just a load instruction?
- bit mayStore = 0; // Can this instruction modify memory?
+ bit mayLoad = 0; // Is it possible for this inst to read memory?
+ bit mayStore = 0; // Is it possible for this inst to write memory?
bit isImplicitDef = 0; // Is this instruction an implicit def instruction?
bit isTwoAddress = 0; // Is this a two address instruction?
bit isConvertibleToThreeAddress = 0; // Can this 2-addr instruction promote?