aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorBill Wendling <isanbard@gmail.com>2010-08-18 21:32:07 +0000
committerBill Wendling <isanbard@gmail.com>2010-08-18 21:32:07 +0000
commitad422718f9b3224234f52e84d28d8a57a4e89987 (patch)
tree68f1528826328b45470ba2bace856a41c79d9ea6
parentb81fd62a6688d165d1de268d1f9fe0f4abe1d99b (diff)
Minor simplification. Gets rid of a needless temporary.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@111430 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/ARM/ARMBaseInstrInfo.cpp7
1 files changed, 3 insertions, 4 deletions
diff --git a/lib/Target/ARM/ARMBaseInstrInfo.cpp b/lib/Target/ARM/ARMBaseInstrInfo.cpp
index 7e166d5273..7609494d7b 100644
--- a/lib/Target/ARM/ARMBaseInstrInfo.cpp
+++ b/lib/Target/ARM/ARMBaseInstrInfo.cpp
@@ -1403,14 +1403,13 @@ ConvertToSetZeroFlag(MachineInstr *MI, MachineInstr *CmpInstr) const {
case ARM::ADDri:
case ARM::SUBri:
case ARM::t2ADDri:
- case ARM::t2SUBri: {
+ case ARM::t2SUBri:
MI->RemoveOperand(5);
- MachineInstrBuilder MB(MI);
- MB.addReg(ARM::CPSR, RegState::Define | RegState::Implicit);
+ MachineInstrBuilder(MI)
+ .addReg(ARM::CPSR, RegState::Define | RegState::Implicit);
CmpInstr->eraseFromParent();
return true;
}
- }
return false;
}