aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2007-04-11 22:29:46 +0000
committerChris Lattner <sabre@nondot.org>2007-04-11 22:29:46 +0000
commita1b253f58e0adc809450d9fd4941539259dddd20 (patch)
tree1c3e96918d6dac4448389a4a947e7f78e8f476b5
parente4a04248fa16e642935724a5c046c6c233cbc476 (diff)
Fix CodeGen/X86/2007-03-24-InlineAsmPModifier.ll
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35926 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/X86/X86ISelDAGToDAG.cpp14
1 files changed, 8 insertions, 6 deletions
diff --git a/lib/Target/X86/X86ISelDAGToDAG.cpp b/lib/Target/X86/X86ISelDAGToDAG.cpp
index deb197cadd..bf08dd8c18 100644
--- a/lib/Target/X86/X86ISelDAGToDAG.cpp
+++ b/lib/Target/X86/X86ISelDAGToDAG.cpp
@@ -491,13 +491,15 @@ void X86DAGToDAGISel::InstructionSelectBasicBlock(SelectionDAG &DAG) {
do {
for (MachineBasicBlock::iterator I = MBBI->begin(), E = MBBI->end();
!ContainsFPCode && I != E; ++I) {
- for (unsigned op = 0, e = I->getNumOperands(); op != e; ++op) {
- if (I->getOperand(op).isRegister() && I->getOperand(op).isDef() &&
- MRegisterInfo::isVirtualRegister(I->getOperand(op).getReg()) &&
- RegMap->getRegClass(I->getOperand(0).getReg()) ==
+ if (I->getNumOperands() != 0 && I->getOperand(0).isRegister()) {
+ for (unsigned op = 0, e = I->getNumOperands(); op != e; ++op) {
+ if (I->getOperand(op).isRegister() && I->getOperand(op).isDef() &&
+ MRegisterInfo::isVirtualRegister(I->getOperand(op).getReg()) &&
+ RegMap->getRegClass(I->getOperand(0).getReg()) ==
X86::RFPRegisterClass) {
- ContainsFPCode = true;
- break;
+ ContainsFPCode = true;
+ break;
+ }
}
}
}