aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2004-08-01 09:36:44 +0000
committerChris Lattner <sabre@nondot.org>2004-08-01 09:36:44 +0000
commit33c23ddf8a170f9576e4b6de840e8ad1e5fcdfd3 (patch)
tree72398a94680c141a845dd2288ffa5abb1df5558e
parentc3d5f3e12a19c75c483d3d2588842277937a851f (diff)
Add some immediate forms, make name optional
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15401 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/Target.td7
1 files changed, 5 insertions, 2 deletions
diff --git a/lib/Target/Target.td b/lib/Target/Target.td
index 1e75e5aa82..e111f85d0f 100644
--- a/lib/Target/Target.td
+++ b/lib/Target/Target.td
@@ -106,7 +106,7 @@ class RegisterClass<ValueType regType, int alignment, list<Register> regList> {
// the Target/TargetInstrInfo.h file.
//
class Instruction {
- string Name; // The opcode string for this instruction
+ string Name = ""; // The opcode string for this instruction
string Namespace = "";
dag OperandList; // An dag containing the MI operand list.
@@ -151,7 +151,10 @@ class InstrInfo {
/// list for an instruction. This should be used like this:
/// (ops R32:$dst, R32:$src) or something similar.
def ops;
-
+def i8imm;
+def i16imm;
+def i32imm;
+def i64imm;
//===----------------------------------------------------------------------===//
// Target - This class contains the "global" target information