aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRafael Espindola <rafael.espindola@gmail.com>2006-11-03 01:39:25 +0000
committerRafael Espindola <rafael.espindola@gmail.com>2006-11-03 01:39:25 +0000
commit115bfcb574bd75c870147616472fdf69b80048e7 (patch)
tree305628f937126ddd4fd7806b5a7733b06e22e597
parent39c6d3aac1a049a9e9696b20fb9e9fdd6e906b91 (diff)
add createCFGSimplificationPass to ARMTargetMachine::addInstSelector
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@31400 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/ARM/ARMTargetMachine.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/lib/Target/ARM/ARMTargetMachine.cpp b/lib/Target/ARM/ARMTargetMachine.cpp
index 4328ca8465..a4c145b0ea 100644
--- a/lib/Target/ARM/ARMTargetMachine.cpp
+++ b/lib/Target/ARM/ARMTargetMachine.cpp
@@ -18,6 +18,7 @@
#include "llvm/Module.h"
#include "llvm/PassManager.h"
#include "llvm/Target/TargetMachineRegistry.h"
+#include "llvm/Transforms/Scalar.h"
using namespace llvm;
namespace {
@@ -51,6 +52,7 @@ unsigned ARMTargetMachine::getModuleMatchQuality(const Module &M) {
// Pass Pipeline Configuration
bool ARMTargetMachine::addInstSelector(FunctionPassManager &PM, bool Fast) {
+ PM.add(createCFGSimplificationPass());
PM.add(createARMISelDag(*this));
return false;
}