aboutsummaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)Author
2014-05-20drm/i915: Drop /** */ comments from i915_reg.hVille Syrjälä
2014-05-20clk: si570: Fix email address specifictionMichal Simek
2014-05-20drm/i915/chv: Add a bunch of pre production workaroundsVille Syrjälä
2014-05-20clocksource: cadence_ttc: Use readl/writel_relaxed instead of __rawMichal Simek
2014-05-20drm/i915/chv: Use RMW to toggle swing calc initVille Syrjälä
2014-05-20drm/i915/chv: Don't do group access reads from TX lanes eitherVille Syrjälä
2014-05-20drm/i915/chv: Don't use PCS group access readsVille Syrjälä
2014-05-20drm/i915/chv: Set soft reset override bit for data lane resetsVille Syrjälä
2014-05-20drm/i915/chv: Reset data lanes in encoder .post_disable() hookVille Syrjälä
2014-05-20drm/i915/chv: Turn off dclkp after the PLL has been disabledVille Syrjälä
2014-05-20drm/i915/chv: Move data lane deassert to encoder pre_enableVille Syrjälä
2014-05-20drm/i915/chv: Fix CHV PLL state trackingVille Syrjälä
2014-05-20drm/i915/chv: Register port D encoders and connectorsVille Syrjälä
2014-05-20drm/i915/chv: Fix PORT_TO_PIPE for CHVVille Syrjälä
2014-05-20drm/i915/chv: Bump num_pipes to 3Ville Syrjälä
2014-05-20drm/i915/chv: Add cursor pipe offsetsVille Syrjälä
2014-05-20drm/i915/chv: Fix gmbus for port DVille Syrjälä
2014-05-20drm/i915/chv: Configure crtc_mask correctly for CHVVille Syrjälä
2014-05-20drm/i915/chv: Make CHV irq handler loop until all interrupts are consumedVille Syrjälä
2014-05-20drrm/i915/chv: Use valleyview_pipestat_irq_handler() for CHVVille Syrjälä
2014-05-20drm/i915/chv: Clarify VLV/CHV PIPESTAT bits a bit moreVille Syrjälä
2014-05-20drm/i915/chv: Add CHV display supportRafael Barbalho
2014-05-20drm/i915/chv: Implement WaDisableSamplerPowerBypass for CHVRafael Barbalho
2014-05-20drm/i915/chv: Add some workaround notesVille Syrjälä
2014-05-20drm/i915/chv: Implement WaDisableSDEUnitClockGating:chvVille Syrjälä
2014-05-20drm/i915/chv: Implement WaDisableCSUnitClockGating:chvVille Syrjälä
2014-05-20drm/i915/chv: Implement WaDisableSemaphoreAndSyncFlipWait:chvVille Syrjälä
2014-05-20drm/i915/chv: Implement WaVSRefCountFullforceMissDisable:chv and WaDSRefCount...Ville Syrjälä
2014-05-20drm/i915/chv: Implement WaDisableThreadStallDopClockGating:chvVille Syrjälä
2014-05-20drm/i915/chv: Implement WaDisablePartialInstShootdown:chvVille Syrjälä
2014-05-20drm/i915: s/ironlake_/intel_ for the enable_share_dpll functionDaniel Vetter
2014-05-20drm/i915: Extract intel_prepare_shared_dpllDaniel Vetter
2014-05-20drm/i915: Only update shared dpll state when neededDaniel Vetter
2014-05-20drm/radeon/pm: don't allow debugfs/sysfs access when PX card is off (v2)Alex Deucher
2014-05-20drm/radeon: avoid segfault on device open when accel is not working.Jérôme Glisse
2014-05-20drm/radeon: fix typo in finding PLL paramsChristian König
2014-05-20drm/radeon: fix register typo on siAlex Deucher
2014-05-20drm/radeon: fix buffer placement under memory pressure v2Christian König
2014-05-20drm/radeon: fix page directory update size estimationChristian König
2014-05-20drm/radeon: handle non-VGA class pci devices with ATRMAlex Deucher
2014-05-20drm/radeon: fix DCE83 check for mullinsAlex Deucher
2014-05-20drm/radeon: check VCE relocation buffer range v3Leo Liu
2014-05-20drm/radeon: also try GART for CPU accessed buffersChristian König
2014-05-20drm/i915: Extract vlv_prepare_pllDaniel Vetter
2014-05-20drm/i915: Extract i9xx_set_pll_dividersDaniel Vetter
2014-05-20drm/i915: Shovel hw setup code out of hsw_crtc_mode_setDaniel Vetter
2014-05-20drm/i915: Shovel hw setup code out of ilk_crtc_mode_setDaniel Vetter
2014-05-20drm/i915: Move lowfreq_avail around a bit in ilk/hsw_crtc_mode_setDaniel Vetter
2014-05-20drm/i915: Shovel hw setup code out of i9xx_crtc_mode_setDaniel Vetter
2014-05-20cpufreq: Break out early when frequency equals target_freqStratos Karafotis
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2026-03-10 17:52:56 +0000