aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/mm
AgeCommit message (Expand)Author
2014-08-02ARM: idmap: add identity mapping usage noteRussell King
2014-07-29ARM: 8115/1: LPAE: reduce damage caused by idmap to virtual memory layoutKonstantin Khlebnikov
2014-07-29ARM: fix alignment of keystone page table fixupRussell King
2014-07-17ARM: DMA: ensure that old section mappings are flushed from the TLBRussell King
2014-07-07ARM: l2c: fix revision checkingRussell King
2014-06-29ARM: 8086/1: Set memblock limit for nommuLaura Abbott
2014-06-29ARM: 8076/1: mm: add support for HW coherent systems in PL310 cacheThomas Petazzoni
2014-06-20ARM: arm925: ensure assembly sets up writethrough mappingRussell King
2014-06-19ARM: l2c: fix dependencies on PL310 errata symbolsRussell King
2014-06-05Merge branch 'for-linus' of git://ftp.arm.linux.org.uk/~rmk/linux-arm into nextLinus Torvalds
2014-06-05Merge branch 'devel-stable' into for-nextRussell King
2014-06-05Merge branches 'alignment', 'fixes', 'l2c' (early part) and 'misc' into for-nextRussell King
2014-06-04hugetlb: restrict hugepage_migration_support() to x86_64Naoya Horiguchi
2014-06-04Merge tag 'devicetree-for-3.16' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds
2014-06-03Merge branch 'for-v3.16' of git://git.linaro.org/people/mszyprowski/linux-dma...Linus Torvalds
2014-06-02ARM: ensure C page table setup code follows assembly code (part II)Russell King
2014-06-02ARM: ensure C page table setup code follows assembly codeRussell King
2014-06-02ARM: remove global cr_no_alignmentRussell King
2014-06-02ARM: remove CPU_CP15 conditional from alignment.cRussell King
2014-06-02ARM: remove unused adjust_cr() functionRussell King
2014-06-02ARM: move "noalign" command line option to alignment.cRussell King
2014-06-02ARM: provide common method to clear bits in CPU control registerRussell King
2014-06-01ARM: 8025/1: Get rid of meminfoLaura Abbott
2014-06-01ARM: 8060/1: mm: allow sub-architectures to override PCI I/O memory typeThomas Petazzoni
2014-05-30ARM: l2c: trial at enabling some Cortex-A9 optimisationsRussell King
2014-05-30ARM: l2c: add warnings for stuff modifying aux_ctrl register valuesRussell King
2014-05-30ARM: l2c: print a warning with L2C-310 caches if the cache size is modifiedRussell King
2014-05-30ARM: l2c: remove old .set_debug methodRussell King
2014-05-30ARM: l2c: provide common PL310 early resume codeRussell King
2014-05-30ARM: l2c: always enable non-secure access to lockdown registersRussell King
2014-05-30ARM: l2c: always enable low power modesRussell King
2014-05-30ARM: l2c: add automatic enable of early BRESPRussell King
2014-05-30ARM: l2c: move L2 cache register saving to a more sensible locationRussell King
2014-05-30ARM: l2c: check that DT files specify the required "cache-unified" propertyRussell King
2014-05-30ARM: l2c: fix register namingRussell King
2014-05-30ARM: l2c: implement L2C-310 erratum 752271 in core L2C codeRussell King
2014-05-30ARM: l2c: provide generic hook to intercept writes to secure registersRussell King
2014-05-30ARM: l2c: move errata configuration options to arch/arm/mm/KconfigRussell King
2014-05-30ARM: l2c: move way size calculation data into l2c_init_dataRussell King
2014-05-30ARM: l2c: add decode for L2C-220 cache waysRussell King
2014-05-30ARM: l2c: move type string into l2c_init_data structureRussell King
2014-05-30ARM: l2c: remove obsolete l2x0 ops for non-OF initRussell King
2014-05-30ARM: l2c: convert Broadcom L2C-310 to new codeRussell King
2014-05-30ARM: l2c: add L2C-220 specific handlersRussell King
2014-05-30ARM: l2c: use L2C-210 handlers for L2C-310 errata-less implementationsRussell King
2014-05-30ARM: l2c: implement L2C-310 erratum 588369 as a method overrideRussell King
2014-05-30ARM: l2c: implement L2C-310 erratum 727915 as a method overrideRussell King
2014-05-30ARM: l2c: add L2C-210 specific handlersRussell King
2014-05-30ARM: l2c: move pl310_set_debug() into l2c-310 codeRussell King
2014-05-30ARM: l2c: simplify l2x0 unlocking codeRussell King
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-11-21 18:10:29 +0000