diff options
Diffstat (limited to 'drivers/staging/octeon/cvmx-address.h')
| -rw-r--r-- | drivers/staging/octeon/cvmx-address.h | 274 | 
1 files changed, 0 insertions, 274 deletions
diff --git a/drivers/staging/octeon/cvmx-address.h b/drivers/staging/octeon/cvmx-address.h deleted file mode 100644 index 3c74d826e2e..00000000000 --- a/drivers/staging/octeon/cvmx-address.h +++ /dev/null @@ -1,274 +0,0 @@ -/***********************license start*************** - * Author: Cavium Networks - * - * Contact: support@caviumnetworks.com - * This file is part of the OCTEON SDK - * - * Copyright (c) 2003-2009 Cavium Networks - * - * This file is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License, Version 2, as - * published by the Free Software Foundation. - * - * This file is distributed in the hope that it will be useful, but - * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty - * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or - * NONINFRINGEMENT.  See the GNU General Public License for more - * details. - * - * You should have received a copy of the GNU General Public License - * along with this file; if not, write to the Free Software - * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA - * or visit http://www.gnu.org/licenses/. - * - * This file may also be available under a different license from Cavium. - * Contact Cavium Networks for more information - ***********************license end**************************************/ - -/** - * Typedefs and defines for working with Octeon physical addresses. - * - */ -#ifndef __CVMX_ADDRESS_H__ -#define __CVMX_ADDRESS_H__ - -#if 0 -typedef enum { -	CVMX_MIPS_SPACE_XKSEG = 3LL, -	CVMX_MIPS_SPACE_XKPHYS = 2LL, -	CVMX_MIPS_SPACE_XSSEG = 1LL, -	CVMX_MIPS_SPACE_XUSEG = 0LL -} cvmx_mips_space_t; -#endif - -typedef enum { -	CVMX_MIPS_XKSEG_SPACE_KSEG0 = 0LL, -	CVMX_MIPS_XKSEG_SPACE_KSEG1 = 1LL, -	CVMX_MIPS_XKSEG_SPACE_SSEG = 2LL, -	CVMX_MIPS_XKSEG_SPACE_KSEG3 = 3LL -} cvmx_mips_xkseg_space_t; - -/* decodes <14:13> of a kseg3 window address */ -typedef enum { -	CVMX_ADD_WIN_SCR = 0L, -	/* see cvmx_add_win_dma_dec_t for further decode */ -	CVMX_ADD_WIN_DMA = 1L, -	CVMX_ADD_WIN_UNUSED = 2L, -	CVMX_ADD_WIN_UNUSED2 = 3L -} cvmx_add_win_dec_t; - -/* decode within DMA space */ -typedef enum { -	/* -	 * Add store data to the write buffer entry, allocating it if -	 * necessary. -	 */ -	CVMX_ADD_WIN_DMA_ADD = 0L, -	/* send out the write buffer entry to DRAM */ -	CVMX_ADD_WIN_DMA_SENDMEM = 1L, -	/* store data must be normal DRAM memory space address in this case */ -	/* send out the write buffer entry as an IOBDMA command */ -	CVMX_ADD_WIN_DMA_SENDDMA = 2L, -	/* see CVMX_ADD_WIN_DMA_SEND_DEC for data contents */ -	/* send out the write buffer entry as an IO write */ -	CVMX_ADD_WIN_DMA_SENDIO = 3L, -	/* store data must be normal IO space address in this case */ -	/* send out a single-tick command on the NCB bus */ -	CVMX_ADD_WIN_DMA_SENDSINGLE = 4L, -	/* no write buffer data needed/used */ -} cvmx_add_win_dma_dec_t; - -/* - *   Physical Address Decode - * - * Octeon-I HW never interprets this X (<39:36> reserved - * for future expansion), software should set to 0. - * - *  - 0x0 XXX0 0000 0000 to      DRAM         Cached - *  - 0x0 XXX0 0FFF FFFF - * - *  - 0x0 XXX0 1000 0000 to      Boot Bus     Uncached  (Converted to 0x1 00X0 1000 0000 - *  - 0x0 XXX0 1FFF FFFF         + EJTAG                           to 0x1 00X0 1FFF FFFF) - * - *  - 0x0 XXX0 2000 0000 to      DRAM         Cached - *  - 0x0 XXXF FFFF FFFF - * - *  - 0x1 00X0 0000 0000 to      Boot Bus     Uncached - *  - 0x1 00XF FFFF FFFF - * - *  - 0x1 01X0 0000 0000 to      Other NCB    Uncached - *  - 0x1 FFXF FFFF FFFF         devices - * - * Decode of all Octeon addresses - */ -typedef union { - -	uint64_t u64; -	/* mapped or unmapped virtual address */ -	struct { -		uint64_t R:2; -		uint64_t offset:62; -	} sva; - -	/* mapped USEG virtual addresses (typically) */ -	struct { -		uint64_t zeroes:33; -		uint64_t offset:31; -	} suseg; - -	/* mapped or unmapped virtual address */ -	struct { -		uint64_t ones:33; -		uint64_t sp:2; -		uint64_t offset:29; -	} sxkseg; - -	/* -	 * physical address accessed through xkphys unmapped virtual -	 * address. -	 */ -	struct { -		uint64_t R:2;	/* CVMX_MIPS_SPACE_XKPHYS in this case */ -		uint64_t cca:3;	/* ignored by octeon */ -		uint64_t mbz:10; -		uint64_t pa:49;	/* physical address */ -	} sxkphys; - -	/* physical address */ -	struct { -		uint64_t mbz:15; -		/* if set, the address is uncached and resides on MCB bus */ -		uint64_t is_io:1; -		/* -		 * the hardware ignores this field when is_io==0, else -		 * device ID. -		 */ -		uint64_t did:8; -		/* the hardware ignores <39:36> in Octeon I */ -		uint64_t unaddr:4; -		uint64_t offset:36; -	} sphys; - -	/* physical mem address */ -	struct { -		/* techically, <47:40> are dont-cares */ -		uint64_t zeroes:24; -		/* the hardware ignores <39:36> in Octeon I */ -		uint64_t unaddr:4; -		uint64_t offset:36; -	} smem; - -	/* physical IO address */ -	struct { -		uint64_t mem_region:2; -		uint64_t mbz:13; -		/* 1 in this case */ -		uint64_t is_io:1; -		/* -		 * The hardware ignores this field when is_io==0, else -		 * device ID. -		 */ -		uint64_t did:8; -		/* the hardware ignores <39:36> in Octeon I */ -		uint64_t unaddr:4; -		uint64_t offset:36; -	} sio; - -	/* -	 * Scratchpad virtual address - accessed through a window at -	 * the end of kseg3 -	 */ -	struct { -		uint64_t ones:49; -		/* CVMX_ADD_WIN_SCR (0) in this case */ -		cvmx_add_win_dec_t csrdec:2; -		uint64_t addr:13; -	} sscr; - -	/* there should only be stores to IOBDMA space, no loads */ -	/* -	 * IOBDMA virtual address - accessed through a window at the -	 * end of kseg3 -	 */ -	struct { -		uint64_t ones:49; -		uint64_t csrdec:2;	/* CVMX_ADD_WIN_DMA (1) in this case */ -		uint64_t unused2:3; -		uint64_t type:3; -		uint64_t addr:7; -	} sdma; - -	struct { -		uint64_t didspace:24; -		uint64_t unused:40; -	} sfilldidspace; - -} cvmx_addr_t; - -/* These macros for used by 32 bit applications */ - -#define CVMX_MIPS32_SPACE_KSEG0 1l -#define CVMX_ADD_SEG32(segment, add) \ -	(((int32_t)segment << 31) | (int32_t)(add)) - -/* - * Currently all IOs are performed using XKPHYS addressing. Linux uses - * the CvmMemCtl register to enable XKPHYS addressing to IO space from - * user mode.  Future OSes may need to change the upper bits of IO - * addresses. The following define controls the upper two bits for all - * IO addresses generated by the simple executive library. - */ -#define CVMX_IO_SEG CVMX_MIPS_SPACE_XKPHYS - -/* These macros simplify the process of creating common IO addresses */ -#define CVMX_ADD_SEG(segment, add) ((((uint64_t)segment) << 62) | (add)) -#ifndef CVMX_ADD_IO_SEG -#define CVMX_ADD_IO_SEG(add) CVMX_ADD_SEG(CVMX_IO_SEG, (add)) -#endif -#define CVMX_ADDR_DIDSPACE(did) (((CVMX_IO_SEG) << 22) | ((1ULL) << 8) | (did)) -#define CVMX_ADDR_DID(did) (CVMX_ADDR_DIDSPACE(did) << 40) -#define CVMX_FULL_DID(did, subdid) (((did) << 3) | (subdid)) - -  /* from include/ncb_rsl_id.v */ -#define CVMX_OCT_DID_MIS 0ULL	/* misc stuff */ -#define CVMX_OCT_DID_GMX0 1ULL -#define CVMX_OCT_DID_GMX1 2ULL -#define CVMX_OCT_DID_PCI 3ULL -#define CVMX_OCT_DID_KEY 4ULL -#define CVMX_OCT_DID_FPA 5ULL -#define CVMX_OCT_DID_DFA 6ULL -#define CVMX_OCT_DID_ZIP 7ULL -#define CVMX_OCT_DID_RNG 8ULL -#define CVMX_OCT_DID_IPD 9ULL -#define CVMX_OCT_DID_PKT 10ULL -#define CVMX_OCT_DID_TIM 11ULL -#define CVMX_OCT_DID_TAG 12ULL -  /* the rest are not on the IO bus */ -#define CVMX_OCT_DID_L2C 16ULL -#define CVMX_OCT_DID_LMC 17ULL -#define CVMX_OCT_DID_SPX0 18ULL -#define CVMX_OCT_DID_SPX1 19ULL -#define CVMX_OCT_DID_PIP 20ULL -#define CVMX_OCT_DID_ASX0 22ULL -#define CVMX_OCT_DID_ASX1 23ULL -#define CVMX_OCT_DID_IOB 30ULL - -#define CVMX_OCT_DID_PKT_SEND       CVMX_FULL_DID(CVMX_OCT_DID_PKT, 2ULL) -#define CVMX_OCT_DID_TAG_SWTAG      CVMX_FULL_DID(CVMX_OCT_DID_TAG, 0ULL) -#define CVMX_OCT_DID_TAG_TAG1       CVMX_FULL_DID(CVMX_OCT_DID_TAG, 1ULL) -#define CVMX_OCT_DID_TAG_TAG2       CVMX_FULL_DID(CVMX_OCT_DID_TAG, 2ULL) -#define CVMX_OCT_DID_TAG_TAG3       CVMX_FULL_DID(CVMX_OCT_DID_TAG, 3ULL) -#define CVMX_OCT_DID_TAG_NULL_RD    CVMX_FULL_DID(CVMX_OCT_DID_TAG, 4ULL) -#define CVMX_OCT_DID_TAG_CSR        CVMX_FULL_DID(CVMX_OCT_DID_TAG, 7ULL) -#define CVMX_OCT_DID_FAU_FAI        CVMX_FULL_DID(CVMX_OCT_DID_IOB, 0ULL) -#define CVMX_OCT_DID_TIM_CSR        CVMX_FULL_DID(CVMX_OCT_DID_TIM, 0ULL) -#define CVMX_OCT_DID_KEY_RW         CVMX_FULL_DID(CVMX_OCT_DID_KEY, 0ULL) -#define CVMX_OCT_DID_PCI_6          CVMX_FULL_DID(CVMX_OCT_DID_PCI, 6ULL) -#define CVMX_OCT_DID_MIS_BOO        CVMX_FULL_DID(CVMX_OCT_DID_MIS, 0ULL) -#define CVMX_OCT_DID_PCI_RML        CVMX_FULL_DID(CVMX_OCT_DID_PCI, 0ULL) -#define CVMX_OCT_DID_IPD_CSR        CVMX_FULL_DID(CVMX_OCT_DID_IPD, 7ULL) -#define CVMX_OCT_DID_DFA_CSR        CVMX_FULL_DID(CVMX_OCT_DID_DFA, 7ULL) -#define CVMX_OCT_DID_MIS_CSR        CVMX_FULL_DID(CVMX_OCT_DID_MIS, 7ULL) -#define CVMX_OCT_DID_ZIP_CSR        CVMX_FULL_DID(CVMX_OCT_DID_ZIP, 0ULL) - -#endif /* __CVMX_ADDRESS_H__ */  | 
