test/TableGen/ifbit.td


1
2
3
4
5
6
7
8
9
10
11

// RUN: llvm-tblgen %s | FileCheck %s
// XFAIL: vg_leak
// CHECK: a = 6
// CHECK: a = 5

class A<bit b = 1> {
  int a = !if(b, 5, 6);
}

def X : A<0>;
def Y : A;