blob: d740f1892b5917bade1193cecc88574c9ab23fd8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
//===-- InstrScheduling.h - Interface To Instruction Scheduling --*- C++ -*-==//
//
// This file defines a minimal, but complete, interface to instruction
// scheduling.
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_CODEGEN_INSTR_SCHEDULING_H
#define LLVM_CODEGEN_INSTR_SCHEDULING_H
class Pass;
class TargetMachine;
//---------------------------------------------------------------------------
// Function: createScheduleInstructionsWithSSAPass(..)
//
// Purpose:
// Entry point for instruction scheduling on SSA form.
// Schedules the machine instructions generated by instruction selection.
// Assumes that register allocation has not been done, i.e., operands
// are still in SSA form.
//---------------------------------------------------------------------------
Pass *createInstructionSchedulingWithSSAPass(const TargetMachine &Target);
//---------------------------------------------------------------------------
// Function: ScheduleInstructions
//
// Purpose:
// Entry point for instruction scheduling on machine code.
// Schedules the machine instructions generated by instruction selection.
// Assumes that register allocation has been done.
//---------------------------------------------------------------------------
// Not implemented yet.
//bool ScheduleInstructions(Method *M, const TargetMachine &Target);
#endif
|
