aboutsummaryrefslogtreecommitdiff
path: root/utils/TableGen
AgeCommit message (Expand)Author
2011-12-12Extract a method.Jakob Stoklund Olesen
2011-12-07ARM: NEON SHLL instruction immediate operand range checking.Jim Grosbach
2011-12-06Extend AsmMatcher token literal matching to allow aliasing.Jim Grosbach
2011-12-06First chunk of MachineInstr bundle support.Evan Cheng
2011-12-06Tidy up. Fix naming convention stuff for some internal functions.Jim Grosbach
2011-12-06use space star instead of star spaceSebastian Pop
2011-12-06add missing point at the end of sentencesSebastian Pop
2011-12-02ARM NEON VEXT aliases for data type suffices.Jim Grosbach
2011-12-01TableGen: fix CMake build s'moreDylan Noblesmith
2011-12-01Add a deterministic finite automaton based packetizer for VLIW architecturesAnshuman Dasgupta
2011-11-30Replace an assert() with an actual diagnostic.Jim Grosbach
2011-11-30ARM parsing for VLD1 two register all lanes, no writeback.Jim Grosbach
2011-11-30llvm_unreachable() is not for user diagnostics....Jim Grosbach
2011-11-30ARM parsing aliases for VLD1 single register all lanes.Jim Grosbach
2011-11-19Remove some unnecessary filtering checks from X86 disassembler table build.Craig Topper
2011-11-16Rename MVT::untyped to MVT::Untyped to match similar nomenclature.Owen Anderson
2011-11-15Add vmov.f32 to materialize f32 immediate splats which cannot be handled byEvan Cheng
2011-11-15ARM parsing datatype suffix variants for fixed-writeback VLD1/VST1 instructions.Jim Grosbach
2011-11-15Tidy up. Formatting.Jim Grosbach
2011-11-11LLVMBuild: Alphabetize required_libraries lists.Daniel Dunbar
2011-11-10Remove this from the CMake build since I erased the file.Owen Anderson
2011-11-09Remove the old-style ARM disassembler, which is no longer used.Owen Anderson
2011-11-06More AVX2 instructions and their intrinsics.Craig Topper
2011-11-03build: Add initial cut at LLVMBuild.txt files.Daniel Dunbar
2011-11-02The TableGen parts of the CMake build are seriously broken. This fixesChandler Carruth
2011-10-28Allow InstAlias's to use immediate matcher patterns that xform the value.Jim Grosbach
2011-10-28Allow register classes to match a containing class in InstAliases.Jim Grosbach
2011-10-27Delete dead code. Nothing ever instantiates this.Jim Grosbach
2011-10-23Add X86 RORX instructionCraig Topper
2011-10-22Move various generated tables into read-only memory, fixing up const correctn...Benjamin Kramer
2011-10-21Assembly parsing for 2-register sequential variant of VLD2.Jim Grosbach
2011-10-21Assembly parsing for 4-register variant of VLD1.Jim Grosbach
2011-10-21Assembly parsing for 3-register variant of VLD1.Jim Grosbach
2011-10-21ARM VLD parsing and encoding.Jim Grosbach
2011-10-18ARM VTBL (one register) assembly parsing and encoding.Jim Grosbach
2011-10-18ARM assembly parsing and encoding for VMOV.i64.Jim Grosbach
2011-10-18ARM assembly parsing and encoding for VMOV/VMVN/VORR/VBIC.i32.Jim Grosbach
2011-10-17ARM assembly parsing and encoding for VMOV/VMVN/VORR/VBIC.i16.Jim Grosbach
2011-10-17ARM NEON "vmov.i8" immediate assembly parsing and encoding.Jim Grosbach
2011-10-17Fix unused variable warning in the rare circumstance that we have no feature-...Owen Anderson
2011-10-17Pick low-hanging MatchEntry shrinkage fruit.Benjamin Kramer
2011-10-16Add X86 PEXTR and PDEP instructions.Craig Topper
2011-10-16Add X86 BZHI instruction as well as BMI2 feature detection.Craig Topper
2011-10-16Add X86 INVPCID instruction. Add 32/64-bit predicates to INVEPT, INVVPID, VMR...Craig Topper
2011-10-16Add X86 BEXTR instruction. This instruction uses VEX.vvvv to encode Operand 3...Craig Topper
2011-10-15Add support for X86 blsr, blsmsk, and blsi instructions. Required extra work ...Craig Topper
2011-10-14Add X86 ANDN instruction. Including instruction selection.Craig Topper
2011-10-14Ban rematerializable instructions with side effects.Jakob Stoklund Olesen
2011-10-12ARM parsing and encoding for the <option> form of LDC/STC instructions.Jim Grosbach
2011-10-11Remove extra semicolon.Eli Friedman
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-11-25 13:27:29 +0000