index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
utils
/
TableGen
/
EDEmitter.cpp
Age
Commit message (
Expand
)
Author
2011-10-21
Assembly parsing for 2-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
Assembly parsing for 4-register variant of VLD1.
Jim Grosbach
2011-10-21
Assembly parsing for 3-register variant of VLD1.
Jim Grosbach
2011-10-21
ARM VLD parsing and encoding.
Jim Grosbach
2011-10-18
ARM VTBL (one register) assembly parsing and encoding.
Jim Grosbach
2011-10-18
ARM assembly parsing and encoding for VMOV.i64.
Jim Grosbach
2011-10-18
ARM assembly parsing and encoding for VMOV/VMVN/VORR/VBIC.i32.
Jim Grosbach
2011-10-17
ARM assembly parsing and encoding for VMOV/VMVN/VORR/VBIC.i16.
Jim Grosbach
2011-10-17
ARM NEON "vmov.i8" immediate assembly parsing and encoding.
Jim Grosbach
2011-10-12
ARM parsing and encoding for the <option> form of LDC/STC instructions.
Jim Grosbach
2011-10-10
Emit full ED initializers even for pseudo-instructions.
Jakob Stoklund Olesen
2011-10-10
Insert dummy ED table entries for pseudo-instructions.
Jakob Stoklund Olesen
2011-10-07
ARM NEON assembly parsing and encoding for VDUP(scalar).
Jim Grosbach
2011-10-06
Fix assembling of xchg %eax, %eax to not use the NOP encoding of 0x90. This w...
Craig Topper
2011-10-01
Move TableGen's parser and entry point into a library
Peter Collingbourne
2011-09-26
ASR #32 is not allowed on Thumb2 USAT and SSAT instructions.
Owen Anderson
2011-09-19
Thumb2 assembly parsing and encoding for TBB/TBH.
Jim Grosbach
2011-09-09
Thumb2 assembly parsing and encoding for LDREX/LDREXB/LDREXD/LDREXH.
Jim Grosbach
2011-09-07
Thumb2 assembly parsing and encoding for LDRBT.
Jim Grosbach
2011-09-07
Thumb2 parsing and encoding for LDR(immediate).
Jim Grosbach
2011-08-26
Improve encoding support for BLX with immediat eoperands, and fix a BLX decod...
Owen Anderson
2011-08-24
Thumb parsing and encoding support for ADD SP instructions.
Jim Grosbach
2011-08-24
Thumb1 ADD/SUB SP instructions are predicable in Thumb2 mode.
Jim Grosbach
2011-08-09
Create a new register class for the set of all GPRs except the PC. Use it to...
Owen Anderson
2011-08-08
Fix encodings for Thumb ASR and LSR immediate operands. They encode the rang...
Owen Anderson
2011-08-04
LDCL_POST and STCL_POST need one's-complement offsets, rather than two's comp...
Owen Anderson
2011-08-03
ARM refactoring assembly parsing of memory address operands.
Jim Grosbach
2011-08-02
ARM: rename addrmode7 to addr_offset_none.
Jim Grosbach
2011-07-27
Fix llvm-mc handing of x86 instructions that take 8-bit unsigned immediates.
Kevin Enderby
2011-07-26
Split am2offset into register addend and immediate addend forms, necessary fo...
Owen Anderson
2011-07-26
ARM parsing and encoding for SVC instruction.
Jim Grosbach
2011-07-25
ARM assembly parsing and encoding for SSAT16 instruction.
Jim Grosbach
2011-07-22
ARM SSAT instruction 5-bit immediate handling.
Jim Grosbach
2011-07-21
Get rid of the extraneous GPR operand on so_reg_imm operands, which in turn n...
Owen Anderson
2011-07-21
Split up the ARM so_reg ComplexPattern into so_reg_reg and so_reg_imm, allowi...
Owen Anderson
2011-07-20
ARM PKH shift ammount operand printing tweaks.
Jim Grosbach
2011-07-19
ARM assembly parsing for MOV (immediate).
Jim Grosbach
2011-07-13
Range checking for CDP[2] immediates.
Jim Grosbach
2011-07-13
Give the ARM BKPT instruction the right operand type.
Jim Grosbach
2011-07-11
Resynchronize EDInfo.h and EDEmitter.cpp.
Shantonu Sen
2011-07-06
Don't require pseudo-instructions to carry encoding information.
Jim Grosbach
2011-06-27
ARM Assembly support for Thumb mov-immediate.
Jim Grosbach
2011-05-31
Fix ssat and ssat16 encodings for ARM and Thumb. The bit position value
Bruno Cardoso Lopes
2011-05-09
Fixed MC encoding for index_align for VLD1/VST1 (single element from one lane...
Mon P Wang
2011-04-23
Remove unused STL header includes.
Jay Foad
2011-03-24
Add asm parsing support w/ testcases for strex/ldrex family of instructions
Bruno Cardoso Lopes
2011-03-18
Thumb2 PC-relative loads require a fixup rather than just an immediate.
Owen Anderson
2011-03-07
Rename the narrow shift right immediate operands to "shr_imm*" operands. Also
Bill Wendling
2011-03-01
Narrow right shifts need to encode their immediates differently from a normal
Bill Wendling
2011-02-14
Fix encoding and add parsing support for the arm/thumb CPS instruction:
Bruno Cardoso Lopes
[next]