aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/ARM
AgeCommit message (Expand)Author
2012-05-23[arm-fast-isel] Add support for non-global callee.Chad Rosier
2012-05-22revert my previous patches that introduced an additional parameter to the obj...Nuno Lopes
2012-05-20Transfer memory operands to the right instruction.Jakob Stoklund Olesen
2012-05-18Refactor data-in-code annotations.Jim Grosbach
2012-05-17Remove incorrect pattern for ARM SMML instruction.Tim Northover
2012-05-15Enable sub-sub-register copy coalescing.Jakob Stoklund Olesen
2012-05-11[fast-isel] Add support for selecting @llvm.trap().Chad Rosier
2012-05-11[fast-isel] Remove -disable-arm-fast-isel option. -fast-isel=0 suffices. Min...Chad Rosier
2012-05-11[fast-isel] Cleaner fix for when we're unable to handle a non-double multi-regChad Rosier
2012-05-11ARM: peephole optimization to remove cmp instructionManman Ren
2012-05-10Revert: 156550 "ARM: peephole optimization to remove cmp instruction"Manman Ren
2012-05-10ARM: peephole optimization to remove cmp instructionManman Ren
2012-05-09change the objectsize intrinsic signature: add a 3rd parameter to denote the ...Nuno Lopes
2012-05-07Teach DAG combine to fold x-x to 0.0 when unsafe FP math is enabled.Owen Anderson
2012-05-02Teach DAGCombine the same multiply-by-1.0 folding trick when doing FMAs, just...Owen Anderson
2012-05-02Teach DAG combine that multiplication by 1.0 can always be constant folded.Owen Anderson
2012-04-30Don't introduce illegal types when creating vmull operations. <rdar://11324364>Bob Wilson
2012-04-27Fix the order of the operands in the llvm.fma intrinsic patterns for ARM,Lang Hames
2012-04-27Implement a bastardized ABI.Evan Cheng
2012-04-26Use VLD1 in NEON extenting-load patterns instead of VLDR.Tim Northover
2012-04-24MachineBasicBlock::SplitCriticalEdge() should follow LLVM IR variant and refu...Evan Cheng
2012-04-17Fix bad EXTRACT_SUBREG in instruction selection for extending-loads on NEON.James Molloy
2012-04-16FileCheckize these tests.Jakob Stoklund Olesen
2012-04-16Disable code placement for this test.Jakob Stoklund Olesen
2012-04-16Flip the new block-placement pass to be on by default.Chandler Carruth
2012-04-13On Darwin targets, only use vfma etc. if the source use fma() intrinsic expli...Evan Cheng
2012-04-11Add more fused mul+add/sub patterns. rdar://10139676Evan Cheng
2012-04-11Match (fneg (fma) to vfnma. rdar://10139676Evan Cheng
2012-04-11Merge fma.ll into fusedMAC.llEvan Cheng
2012-04-10Move the constant-folding support for FP_ROUND in SelectionDAG from the one-o...Owen Anderson
2012-04-10Handle llvm.fma.* intrinsics. rdar://10914096Evan Cheng
2012-04-10To ensure that we have more accurate line information for a blockEric Christopher
2012-04-10Transform div to mul with reciprocal only when fp imm is legal.Anton Korobeynikov
2012-04-10Add proper checks.Evan Cheng
2012-04-10Fix a long standing tail call optimization bug. When a libcall is emittedEvan Cheng
2012-04-09When performing a truncating store, it's possible to rearrange the data Chad Rosier
2012-04-07Convert floating point division by a constant into multiplication by theDuncan Sands
2012-04-06Allow negative immediates in ARM and Thumb2 compares.Jakob Stoklund Olesen
2012-04-05An oversight when applying the patches for r150956 and r150957 to a vanilla t...James Molloy
2012-04-05Pass the right sign to TLI->isLegalICmpImmediate.Jakob Stoklund Olesen
2012-04-04Implement ARMBaseInstrInfo::commuteInstruction() for MOVCCr.Jakob Stoklund Olesen
2012-04-02Allocate virtual registers in ascending order.Jakob Stoklund Olesen
2012-04-02During two-address lowering, rescheduling an instruction does not untieLang Hames
2012-04-01This commit contains a few changes that had to go in together.Nadav Rotem
2012-03-30ARM target should allow codegenprep to duplicate ret instructions to enable t...Evan Cheng
2012-03-29Change the constant in this testcase so that it results in a constant poolLang Hames
2012-03-26ARM has a peephole optimization which looks for a def / use pair. The defEvan Cheng
2012-03-25Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnuEli Bendersky
2012-03-22Remove -enable-lsr-nested in time for 3.1.Andrew Trick
2012-03-22[fast-isel] Fold "urem x, pow2" -> "and x, pow2-1". This should fix the 271%Chad Rosier
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2025-12-27 19:41:29 +0000