index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
test
/
CodeGen
/
ARM
Age
Commit message (
Expand
)
Author
2009-11-05
Attempt again to fix buildbot failures: make expected output less specific
Bob Wilson
2009-11-04
Fix broken test.
Bob Wilson
2009-11-04
Add test for ARM indirectbr codegen.
Bob Wilson
2009-11-03
fconsts / fconstd immediate should be proceeded with #.
Evan Cheng
2009-11-03
Re-apply 85799. It turns out my code isn't buggy.
Evan Cheng
2009-11-03
Fix PR5367. QPR_8 is the super regclass of DPR_8 and SPR_8.
Evan Cheng
2009-11-03
Revert r85049, it is causing PR5367
Anton Korobeynikov
2009-11-02
Revert 85799 for now. It might be breaking llvm-gcc driver.
Evan Cheng
2009-11-02
Initilize the machine LICM CSE map upon the first time an instruction is hois...
Evan Cheng
2009-11-02
Remove an irrelevant and poorly reduced test case.
Evan Cheng
2009-11-02
Handle splats of undefs properly. This includes the testcase for PR5364 as well.
Anton Korobeynikov
2009-11-02
64-bit FP loads & stores operate on both NEON and VFP pipelines.
Anton Korobeynikov
2009-10-31
vml[as].f32 cause stalls in following advanced SIMD instructions. Avoid using
Jim Grosbach
2009-10-31
Update test to be more explicit about what instruction sequences are expected...
Jim Grosbach
2009-10-31
Expand 64-bit logical shift right inline
Jim Grosbach
2009-10-31
Expand 64-bit arithmetic shift right inline
Jim Grosbach
2009-10-31
Expand 64 bit left shift inline rather than using the libcall. For now, this
Jim Grosbach
2009-10-31
Add missing colons for FileCheck.
Benjamin Kramer
2009-10-31
Convert to FileCheck
Jim Grosbach
2009-10-30
This fixes functions like
Rafael Espindola
2009-10-28
Use fconsts and fconstd to materialize small fp constants.
Evan Cheng
2009-10-27
Add missing testcase.
Rafael Espindola
2009-10-27
Fix the rest of the ARM failures by converting them to FileCheck.
Bob Wilson
2009-10-27
Fix some more failures by converting to FileCheck.
Bob Wilson
2009-10-27
Convert to FileCheck, fixing failure due to tab change in the process.
Bob Wilson
2009-10-25
Update tests.
Evan Cheng
2009-10-22
Revert 84843. Evan, this was breaking some of the if-conversion tests.
Bob Wilson
2009-10-22
Move if-conversion before post-regalloc scheduling so the predicated instruct...
Evan Cheng
2009-10-22
Don't generate sbfx / ubfx with negative lsb field. Patch by David Conrad.
Evan Cheng
2009-10-21
Match more patterns to movt.
Evan Cheng
2009-10-20
Fix invalid for vector types fneg(bitconvert(x)) => bitconvert(x ^ sign)
Anton Korobeynikov
2009-10-19
convert to filecheck syntax and make a lot more aggressive.
Chris Lattner
2009-10-19
rename test
Chris Lattner
2009-10-16
Enable post-alloc scheduling for all ARM variants except for Thumb1.
Evan Cheng
2009-10-13
Revise ARM inline assembly memory operands to require the memory address to
Bob Wilson
2009-10-13
Add ARMv6T2 SBFX/UBFX instructions. Approved by Anton Korobeynikov.
Sandeep Patel
2009-10-12
Eliminate some redundant llvm-as calls.
Benjamin Kramer
2009-10-09
Update this test; the code is the same but it gets counted as one
Dan Gohman
2009-10-09
Merge a bunch of NEON tests into larger files so they run faster.
Bob Wilson
2009-10-09
Convert some ARM tests with lots of greps to use FileCheck.
Bob Wilson
2009-10-09
Commit one last NEON test to use FileCheck. That's all of them now!
Bob Wilson
2009-10-09
Convert more NEON tests to use FileCheck.
Bob Wilson
2009-10-09
Add codegen support for NEON vst4lane intrinsics with 128-bit vectors.
Bob Wilson
2009-10-08
Add codegen support for NEON vst3lane intrinsics with 128-bit vectors.
Bob Wilson
2009-10-08
Add codegen support for NEON vst2lane intrinsics with 128-bit vectors.
Bob Wilson
2009-10-08
Convert more NEON tests to use FileCheck.
Bob Wilson
2009-10-08
Add codegen support for NEON vld4lane intrinsics with 128-bit vectors.
Bob Wilson
2009-10-08
Convert more NEON tests to use FileCheck.
Bob Wilson
2009-10-08
Add codegen support for NEON vld3lane intrinsics with 128-bit vectors.
Bob Wilson
2009-10-08
Use lower16 / upper16 imm modifiers to asmprint 32-bit imms splitted via movt...
Anton Korobeynikov
[prev]
[next]