index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
Age
Commit message (
Expand
)
Author
2012-12-27
AVX/AVX2: Move the code that lowers vector-trunc from a DAGCo-hook to custom ...
Nadav Rotem
2012-12-27
Add hasSideEffects=0 to some forms of ROUND, RCP, and RSQRT.
Craig Topper
2012-12-27
Refactor DAGCombinerInfo. Change the different booleans that indicate if we a...
Nadav Rotem
2012-12-27
Move single letter 'P' prefix out of multiclass now that tablegen allows defm...
Craig Topper
2012-12-27
Update tablegen parser to allow defm names to start with #NAME.
Craig Topper
2012-12-27
Add hasSideEffects=0 to some shift and rotate instructions. None of which are...
Craig Topper
2012-12-27
Mark the divide instructions as hasSideEffects=0.
Craig Topper
2012-12-27
For the dwarf5 split debug info code split out the string section
Eric Christopher
2012-12-27
Add hasSideEffects=0 to CMP*rr_REV.
Craig Topper
2012-12-27
Add mayLoad, mayStore, and hasSideEffects tags to BT/BTS/BTR/BTC instructions...
Craig Topper
2012-12-27
Right now all of the relocations are 32-bit dwarf, and the relocation
Eric Christopher
2012-12-26
If all of the write objects are identified then we can vectorize the loop eve...
Nadav Rotem
2012-12-26
Fix operands and encoding form for ARPL instruction. Register form had and ...
Craig Topper
2012-12-26
Add hasSideEffects=0 to some atomic instructions.
Craig Topper
2012-12-26
Mark the AL/AX/EAX forms of the basic arithmetic operations has never having ...
Craig Topper
2012-12-26
80 columns. No functionality change.
Nick Lewycky
2012-12-26
Remove mid-optimizer warning. This situation should be handled differently,
Nick Lewycky
2012-12-26
Mark all the _REV instructions as not having side effects. They aren't really...
Craig Topper
2012-12-26
Remove a special conditional setting of neverHasSideEffects if the instructio...
Craig Topper
2012-12-26
LoopVectorizer: Optimize the vectorization of consecutive memory access when ...
Nadav Rotem
2012-12-26
[msan] Raise alignment of origin stores/loads when possible.
Evgeniy Stepanov
2012-12-26
[msan] Expand the file comment with track-origins info.
Evgeniy Stepanov
2012-12-26
Merge still more SSE/AVX instruction definitions.
Craig Topper
2012-12-26
Merge more SSE/AVX instruction definitions.
Craig Topper
2012-12-26
Fix 80 column violation.
Craig Topper
2012-12-26
Fix class name in comment.
Craig Topper
2012-12-26
Merge SSE/AVX PCMPEQ/PCMPGT instruction definitions.
Craig Topper
2012-12-26
Remove 'v' from mnemonic to fix asm matching failures.
Craig Topper
2012-12-26
Use an additional multiclass to merge the 128/256-bit SSE/AVX instruction def...
Craig Topper
2012-12-26
Reformat the docs.
Nadav Rotem
2012-12-26
Use an additional multiclass to merge the 128/256-bit SSE/AVX instruction def...
Craig Topper
2012-12-26
Merge an AVX/SSE 256-bit and 128-bit multiclass.
Craig Topper
2012-12-26
Mark VANDNPD/VANDNPDS as not commutable.
Craig Topper
2012-12-26
Remove alignment from a bunch more VEX encoded operations in the folding tables.
Craig Topper
2012-12-26
Remove alignment from folding table for VMOVUPD as an unaligned instruction i...
Craig Topper
2012-12-26
Remove alignment requirements from (V)EXTRACTPS. This instruction does 32-bit...
Craig Topper
2012-12-26
BBVectorize: Use VTTI to compute costs for intrinsics vectorization
Hal Finkel
2012-12-26
Remove alignment requirement from VCVTSS2SD in folding tables. Reverting r171...
Craig Topper
2012-12-25
LoopVectorize: Enable vectorization of the fmuladd intrinsic
Hal Finkel
2012-12-25
BBVectorize: Enable vectorization of the fmuladd intrinsic
Hal Finkel
2012-12-25
Expand PPC64 atomic load and store
Hal Finkel
2012-12-25
[msan] Fix handling of vectors of pointers.
Evgeniy Stepanov
2012-12-25
[msan] Fix handling of select with vector condition.
Evgeniy Stepanov
2012-12-25
X86: Shave off one shuffle from the pcmpeqq sequence for SSE2 by making use o...
Benjamin Kramer
2012-12-25
X86: Custom lower <2 x i64> eq and ne when SSE41 is not available.
Benjamin Kramer
2012-12-25
ASan: initialize callbacks from ASan module pass in a separate function for c...
Alexey Samsonov
2012-12-25
ASan: move stack poisoning logic into FunctionStackPoisoner struct
Alexey Samsonov
2012-12-25
Fix whitespace. No functionality change.
Nick Lewycky
2012-12-25
VCVTSS2SD requires a strict alignment. Thanks Elena.
Nadav Rotem
2012-12-25
Rename LLVMContext diagnostic handler types and functions.
Bob Wilson
[prev]
[next]