aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2012-05-07Add support for the 'l' constraint.Eric Christopher
2012-05-07Add support for the 'c' constraint.Eric Christopher
2012-05-07Add support for the 'P' constraint.Eric Christopher
2012-05-07Fix some issues in the f16c instructions.Craig Topper
2012-05-07Add support for the 'O' constraint.Eric Christopher
2012-05-07Add support for the 'N' inline asm constraint.Eric Christopher
2012-05-07Add support for the 'L' inline asm constraint.Eric Christopher
2012-05-07Add support for the inline asm constraint 'K'.Eric Christopher
2012-05-07Add SSE4A MOVNTSS/MOVNTSD instructions.Craig Topper
2012-05-07Support the 'J' constraint.Eric Christopher
2012-05-07Add support for the 'I' inline asm constraint. Also add testsEric Christopher
2012-05-07Allow 64 bit integer values in gpu registers if arch and abi are 64 bit.Eric Christopher
2012-05-07When using inline asm constraints representingEric Christopher
2012-05-06Use MVT instead of EVT as the argument to all the shuffle decode functions. S...Craig Topper
2012-05-06Add VPERMQ/VPERMPD to the list of target specific shuffles that can be looked...Craig Topper
2012-05-06Add shuffle decode support for VPERMQ/VPERMPD.Craig Topper
2012-05-05Nuke a few dead remnants of the CBE.Jim Grosbach
2012-05-05Add a new target hook "predictableSelectIsExpensive".Benjamin Kramer
2012-05-05NVPTX: Initialize the UseF32FTZ flag.Benjamin Kramer
2012-05-05Typo.Eric Christopher
2012-05-04Fix warnings in release build.David Blaikie
2012-05-04Tweak to the fix in r156212, as with the change in removing the shift theKevin Enderby
2012-05-04Fix a bug in the ARM disassembler for wide branch conditional instructionsKevin Enderby
2012-05-04Fix a Clang warning in the new NVPTX backend:Chandler Carruth
2012-05-04This patch adds a new NVPTX back-end to LLVM which supports code generation f...Justin Holewinski
2012-05-04Added missing CMN case in Thumb2SizeReduction pass so that LLVM emits 16-bits...Sebastian Pop
2012-05-04Adds Intel Atom scheduling latencies to X86InstrSystem.td.Preston Gurd
2012-05-04Pacify GCC's -Wreturn-typeMatt Beaumont-Gay
2012-05-04Make ARM and Mips use TargetMachine::getTLSModel()Hans Wennborg
2012-05-04Fix some loops to match coding standards. No functional change intended.Craig Topper
2012-05-04Fix up some spacing. No functional change.Craig Topper
2012-05-04Simplify broadcast lowering code. No functional change intended.Craig Topper
2012-05-04Allow v16i16 and v32i8 shuffles to be rewritten as narrower shuffles.Craig Topper
2012-05-04Simplify shuffle narrowing code a bit. No functional change intended.Craig Topper
2012-05-04Remove the SubRegClasses field from RegisterClass descriptions.Jakob Stoklund Olesen
2012-05-04Initialize SparcInstrInfo before SparcTargetLowering.Jakob Stoklund Olesen
2012-05-04Add a SuperRegClassIterator class.Jakob Stoklund Olesen
2012-05-03Use a shared implementation of getMatchingSuperRegClass().Jakob Stoklund Olesen
2012-05-03Fix issues with the ARM bl and blx thumb instructions and the J1 and J2 bitsKevin Enderby
2012-05-03Support for target dependent Hexagon VLIW packetizer.Sirish Pande
2012-05-03Fixed disassembler for vstm/vldm ARM VFP instructions.Silviu Baranga
2012-05-03Extensions of Hexagon V4 instructions.Sirish Pande
2012-05-03Use 'unsigned' instead of 'int' in a few places dealing with counts of vector...Craig Topper
2012-05-03Fix 256-bit vpshuflw and vpshufhw immediate encoding to handle undefs in the ...Craig Topper
2012-05-03Added TargetRegisterInfo::getAllocatableClass.Andrew Trick
2012-05-02For Intel Atom, use ILP scheduling always, instead of ILP for 64 bitPreston Gurd
2012-05-02Change the Intel Atom detection code to recognizePreston Gurd
2012-05-02ARM: Add missing two-operand VBIC aliases.Jim Grosbach
2012-05-02This patch continues the work of adding instruction latencies for X86 Atom,Preston Gurd
2012-05-02Revert r155853Manman Ren
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2026-11-15 05:48:45 +0000