aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2012-06-09Test commitJack Carter
2012-06-08Remove the TODO statement in the PPC README re: CTR loopsHal Finkel
2012-06-08Enable PPC CTR loop formation by default.Hal Finkel
2012-06-08Mark the PPC CTRRC and CTRRC8 register classes as non-allocatable.Hal Finkel
2012-06-08Enable optimization for integer ABS on X86 if Subtarget has CMOV.Manman Ren
2012-06-08Fix Target->Codegen dependence.Andrew Trick
2012-06-08Disable the PPC CTR-Loops pass by default.Hal Finkel
2012-06-08Fix a bug in the new PPC CTR-Loops pass.Hal Finkel
2012-06-08Add the PPCCTRLoops pass: a PPC machine-code-level optimization pass to form ...Hal Finkel
2012-06-07X86: optimize generated code for integer ABSManman Ren
2012-06-07Do not optimize the used bits of the x86 vselect condition operand, when the ...Nadav Rotem
2012-06-07Continue factoring computeOperandLatency. Use it for ARM hasHighOperandLatency.Andrew Trick
2012-06-07ARM getOperandLatency rewrite.Andrew Trick
2012-06-07ARM getOperandLatency should return -1 for unknown, consistent with APIAndrew Trick
2012-06-07Fix ARM getInstrLatency logic to work with the current API.Andrew Trick
2012-06-07PR13046: we can't replace usage of SUB with CMP in the lowering phase.Manman Ren
2012-06-07Use a base register instead of an index register with the local dynamic model.Rafael Espindola
2012-06-07X86: replace SUB with CMP if possibleManman Ren
2012-06-06Revert r157755.Manman Ren
2012-06-06Round 2 of dead private variable removal.Benjamin Kramer
2012-06-06Remove unused private fields found by clang's new -Wunused-private-field.Benjamin Kramer
2012-06-06Add support for dynamic stack realignment in the presence of dynamic allocas onChad Rosier
2012-06-06Correct decoder for T1 conditional B encodingRichard Barton
2012-06-06Mark several instructions SSE2 instead of SSE3 as they should be.Craig Topper
2012-06-05misched: API for minimum vs. expected latency.Andrew Trick
2012-06-05Fix header file include order in NVPTX backend NV_CONTRIBYuan Lin
2012-06-05PPC32 uses R2 as the TLS register. Fix the copy and paste.Roman Divacky
2012-06-05X86 itinerary properties.Andrew Trick
2012-06-05ARM itinerary properties.Andrew Trick
2012-06-05misched: Added MultiIssueItineraries.Andrew Trick
2012-06-05whitespaceAndrew Trick
2012-06-05Revert commit r157966Joel Jones
2012-06-04This change handles a another case for generating the bic instruction Joel Jones
2012-06-04Fix a bug in MipsTargetLowering::LowerLOAD. A shift-right-logical node isAkira Hatanaka
2012-06-04Implement local-exec TLS on PowerPC.Roman Divacky
2012-06-04MIPS TLS: use the model selected by TargetMachine::getTLSModel().Hans Wennborg
2012-06-04Better comments for TLS-related X86 MachineOperand flags.Hans Wennborg
2012-06-04Add intrinsic forms for FMA instructions to opcode folding tables.Craig Topper
2012-06-04Add VFMADDSUB and VFMSUBADD FMA instructions to folding tables. Also add 213 ...Craig Topper
2012-06-04Fix a copy-and-paste duplication error in the PPC 440 and A2 schedules (no fu...Hal Finkel
2012-06-04Enable generating PPC pre-increment (r+imm) instructions by default.Hal Finkel
2012-06-03Rename FMA3 feature flag to just FMA to match gcc so it can be added to clang.Craig Topper
2012-06-03Rename fma4 intrinsics to just fma since they are now used for both FMA4 and ...Craig Topper
2012-06-03Revert r157831Manman Ren
2012-06-03Use sse_load_f32/64 for scalar FMA3 intrinsic patterns instead of 128-bit loa...Craig Topper
2012-06-03Add neverHasSideEffects and mayLoad to FMA3 instructions.Craig Topper
2012-06-02Fix typos found by http://github.com/lyda/misspell-checkBenjamin Kramer
2012-06-02remove an unused variable.Chris Lattner
2012-06-02Remove code which is no longer needed in MipsAsmPrinter and MipsMCInstLower.Akira Hatanaka
2012-06-02Set operation actions for load/store nodes in the Mips backend.Akira Hatanaka
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2026-11-15 04:21:03 +0000