aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2012-12-04Move all operand definitions into HexagonOperands.tdJyotsna Verma
2012-12-04Move generic Hexagon subtarget information into Hexagon.tdJyotsna Verma
2012-12-04Remove the old TRI::ResolveRegAllocHint() and getRawAllocationOrder() hooks.Jakob Stoklund Olesen
2012-12-03Classic JIT is still being supported by MIPS, along with MCJIT.Akira Hatanaka
2012-12-03Functions in MipsCodeEmitter.cpp that expand unaligned loads/stores are deadAkira Hatanaka
2012-12-03Implement ARMBaseRegisterInfo::getRegAllocationHints().Jakob Stoklund Olesen
2012-12-03Define store instructions with base+immediate offset addressing modeJyotsna Verma
2012-12-03Define load instructions with base+immediate offset addressing modeJyotsna Verma
2012-12-03Define unsigned const-ext predicates.Jyotsna Verma
2012-12-03Removing unnecessary 'else' statement from the predicates defined in HexagonO...Jyotsna Verma
2012-12-03Use the new script to sort the includes of every file under lib.Chandler Carruth
2012-12-03Define signed const-ext predicates.Jyotsna Verma
2012-11-30Codegen failure for vmull with small vectorsSebastian Pop
2012-11-30Use isOSNaCl and minimize some LOCALMODsDavid Sehr
2012-11-30Use multiclass for the load instructions with MEMri operand.Jyotsna Verma
2012-11-30This patch fixes the Altivec addend construction for the fused multiply-addAdhemerval Zanella
2012-11-30Switch LLVM_USE_RVALUE_REFERENCES to LLVM_HAS_RVALUE_REFERENCES.Chandler Carruth
2012-11-30Use multiclass for the store instructions with MEMri operand.Jyotsna Verma
2012-11-30Use multiclass for the load instructions with 'base + register offset'Jyotsna Verma
2012-11-29Fixed the arm disassembly of invalid BFI instructions to not build a bad MCInstKevin Enderby
2012-11-29Cleanup for comprehensibility:Eli Bendersky
2012-11-29Add isOSNaCl, and add Asm subclasses for NaClDavid Sehr
2012-11-29Leave NOPS as upstream definesDavid Sehr
2012-11-29Conditionalize delay slot hazard checksDavid Sehr
2012-11-29Add cortex-a5 subtarget to the supported ARM architecturesQuentin Colombet
2012-11-29rdar://12100355 (part 1)Shuxin Yang
2012-11-29Use multiclass for 'transfer' instructions.Jyotsna Verma
2012-11-29Conditionalize MIPS register reservationDavid Sehr
2012-11-29Disable register-register preloads for NaCl.JF Bastien
2012-11-29Fix LibCall simplification and ARM EHDerek Schuff
2012-11-29Merge remote-tracking branch 'origin/master' into merge168633Derek Schuff
2012-11-29Removing unused code for computing CPSR liveness for sandboxing.Eli Bendersky
2012-11-29Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.Silviu Baranga
2012-11-29Allow targets to prefer TypeSplitVector over TypePromoteInteger when computin...Justin Holewinski
2012-11-29I changed hasAVX() to hasFp256() and hasAVX2() to hasInt256() in X86IselLower...Elena Demikhovsky
2012-11-28Define signed const-ext immediate operands and their predicates.Jyotsna Verma
2012-11-28ARM: Implement CanLowerReturn so large vectors get expanded into sret.Benjamin Kramer
2012-11-28Fix initial frame state on powerpc64.Ulrich Weigand
2012-11-28Remove all references to TargetInstrInfoImpl.Jakob Stoklund Olesen
2012-11-28Move Target{Instr,Register}Info.cpp into lib/CodeGen.Jakob Stoklund Olesen
2012-11-27This patch makes medium code model the default for 64-bit PowerPC ELF.Bill Schmidt
2012-11-27[arm fast-isel] Appease the machine verifier by using the proper registerChad Rosier
2012-11-27[arm fast-isel] Appease the machine verifier by using the proper registerChad Rosier
2012-11-27[arm fast-isel] Appease the machine verifier by using the proper registerChad Rosier
2012-11-27Merge commit '8d20b5f9ff609e70fae5c865931ab0f29e639d9c'Derek Schuff
2012-11-27X86: do not fold load instructions such as [V]MOVS[S|D] to other instructionsManman Ren
2012-11-27This patch implements medium code model support for 64-bit PowerPC.Bill Schmidt
2012-11-27Remove the dependent libraries feature.Bill Wendling
2012-11-27[arm fast-isel] Appease the machine verifier by using the proper registerChad Rosier
2012-11-26Make aligning by 2**4 dependent on NaCl for Mips.David Sehr
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2026-01-21 04:34:33 +0000