aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2013-02-11Make use of DiagnosticType to provide better AArch64 diagnostics.Tim Northover
2013-02-11Currently, codegen may spent some time in SDISel passes even if an entireEvan Cheng
2013-02-10Spelling correctionJoel Jones
2013-02-10Test Commit - Remove some trailing whitespace in R600Instructions.tdVincent Lejeune
2013-02-09[NVPTX] Make address space errors more explicit (llvm_unreachable -> report_f...Justin Holewinski
2013-02-08R600: Dump the function name when TargetLowering::LowerCall() failsTom Stellard
2013-02-08R600: rework flow creation in the structurizer v2Tom Stellard
2013-02-08R600: fix loop analyses in the structurizerTom Stellard
2013-02-08R600: fix PHI value adding in the structurizerTom Stellard
2013-02-08Add the 16 bit version of addiu. To the assembler, the 16 and 32 bit are theReed Kotler
2013-02-08Refine fix to bug 15041.Bill Schmidt
2013-02-08ARM cost model: Address computation in vector mem ops not freeArnold Schwaighofer
2013-02-08When Mips16 frames grow large, the immediate field may exceed the maximumReed Kotler
2013-02-07[mips] Make Filler a class and reduce indentation.Akira Hatanaka
2013-02-07Constrain PowerPC autovectorization to fix bug 15041.Bill Schmidt
2013-02-07[mips] Add definition of JALR instruction which has two register operands. Ch...Akira Hatanaka
2013-02-07R600/SI: cleanup VGPR encodingTom Stellard
2013-02-07R600/SI: Handle VGPR64 destination in copyPhysReg().Tom Stellard
2013-02-07R600/SI: Add pattern for mul.Tom Stellard
2013-02-07R600/SI: simplify and fix SMRD encodingTom Stellard
2013-02-07R600/SI: add proper 64bit immediate support v2Tom Stellard
2013-02-07R600: Add an explicit default processorTom Stellard
2013-02-07R600/SI: Use proper instructions for array/shadow samplers.Tom Stellard
2013-02-07R600/SI: Make sample intrinsic address parameter type overloaded.Tom Stellard
2013-02-07R600/SI: Add basic support for more integer vector types.Tom Stellard
2013-02-07ARM cost model: Add costs for vector selectsArnold Schwaighofer
2013-02-07R600/SI: Add pattern for flog2Michel Danzer
2013-02-07R600: Consolidate sub register indices.Tom Stellard
2013-02-07R600: Add support for SET*_DX10 instructionsTom Stellard
2013-02-07R600: Fix assembly name for SETGT_INTTom Stellard
2013-02-07Make sure we call externals from libraries properly when -static.Reed Kotler
2013-02-07Enable jumps when in -static mode.Reed Kotler
2013-02-06[mips] Make NOP a pseudo instruction and expand it to "sll $zero, $zero, 0".Akira Hatanaka
2013-02-06This is a follow-up on r174446, now taking Atom processors intoEli Bendersky
2013-02-06PPC calling convention cleanup.Bill Schmidt
2013-02-06R600: Support for indirect addressing v4Tom Stellard
2013-02-06Implement external weak (ELF) symbols on AArch64Tim Northover
2013-02-06Add AArch64 CRC32 instructionsTim Northover
2013-02-06Add icache prefetch operations to AArch64Tim Northover
2013-02-06ARM: Use MCTargetAsmParser::validateTargetOperandClass().Jim Grosbach
2013-02-05Make sure the correct opcodes are used to SUB and ADD the stackEli Bendersky
2013-02-05[mips] Do not use function CC_MipsN_VarArg unless the function being analyzedAkira Hatanaka
2013-02-05Hexagon: Use TFR_cond with cmpb.[eq,gt,gtu] to handleJyotsna Verma
2013-02-05Move MRI liveouts to AArch64 return instructions.Jakob Stoklund Olesen
2013-02-05Move MRI liveouts to XCore return instructions.Jakob Stoklund Olesen
2013-02-05Move MRI liveouts to Sparc return instructions.Jakob Stoklund Olesen
2013-02-05Hexagon: Use multiclass for absolute addressing mode stores.Jyotsna Verma
2013-02-05Move MRI liveouts to MSP430 return instructions.Jakob Stoklund Olesen
2013-02-05Move MRI liveouts to Mips return instructions.Jakob Stoklund Olesen
2013-02-05Move MRI liveouts to PowerPC return instructions.Jakob Stoklund Olesen