index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
Age
Commit message (
Expand
)
Author
2013-02-25
Make pseudos FEXT_CCRX16_ins and FEXT_CCRXI16_ins into custom emitters.
Reed Kotler
2013-02-24
Make psuedo FEXT_T8I816_ins into a custom emitter.
Reed Kotler
2013-02-24
Fix PR14364.
Bill Schmidt
2013-02-24
Typo
Francois Pichet
2013-02-24
Revert r169638 because it broke Mesa llvmpipe tests.
Nadav Rotem
2013-02-24
Make psuedo FEXT_T8I816_ins a custom inserter. It should be expanded
Reed Kotler
2013-02-23
Add new base instruction def for cmpi, cmp, slt and sltu so that def/uses
Reed Kotler
2013-02-23
X86: Disable cmov-memory patterns on subtargets without cmov.
Benjamin Kramer
2013-02-23
Expand pseudos/macros for Selt. This is the last of the complex
Reed Kotler
2013-02-23
ARM: Convenience aliases for 'srs*' instructions.
Jim Grosbach
2013-02-22
[mips] Emit call16 operator instead of got_disp. The former allows lazy binding.
Akira Hatanaka
2013-02-22
x86_64: designate most general purpose and SSE registers as callee save under...
Peter Collingbourne
2013-02-22
R600/SI: Add pattern for sign extension of i1 to i32.
Michel Danzer
2013-02-22
R600/SI: Add pattern for logical or of i1 values.
Michel Danzer
2013-02-22
R600/SI: Add pattern for fceil.
Michel Danzer
2013-02-22
Make ARMAsmPrinter generate the correct alignment specifier syntax in instruc...
Kristof Beyls
2013-02-22
Fix a nomenclature mistake. Slt->Slti in the functions. The "i" refers
Reed Kotler
2013-02-22
Expand mips16 SelT form pseudso/macros.
Reed Kotler
2013-02-22
Remove code copied from GenRegisterInfo.inc.
Andrew Trick
2013-02-21
Move the eliminateCallFramePseudoInstr method from TargetRegisterInfo
Eli Bendersky
2013-02-21
Hexagon: Expand cttz, ctlz, and ctpop for now.
Anshuman Dasgupta
2013-02-21
Radar numbers don't belong in source code.
Evan Cheng
2013-02-21
Trivial cleanup
Bill Schmidt
2013-02-21
Large code model support for PowerPC.
Bill Schmidt
2013-02-21
getX86SubSuperRegister has a special mode with High=true for i64 which
Eli Bendersky
2013-02-21
R600/SI: inline V_ADD|SUB_F32 patterns
Christian Konig
2013-02-21
R600/SI: replace IMPLICIT_DEF with SIOperand.ZERO
Christian Konig
2013-02-21
R600/SI: replace SI_V_CNDLT with a pattern
Christian Konig
2013-02-21
R600/SI: use patterns for clamp, fabs, fneg
Christian Konig
2013-02-21
R600/SI: add all the other missing asm operands v2
Christian Konig
2013-02-21
R600/SI: add the missing M*BUF|IMG asm operands
Christian Konig
2013-02-21
R600/SI: add the missing S_* asm operands
Christian Konig
2013-02-21
R600/SI: rework VOP3 classes
Christian Konig
2013-02-21
R600/SI: simplify VOPC_* pattern v2
Christian Konig
2013-02-21
R600/SI: rework VOP2_* pattern v2
Christian Konig
2013-02-21
R600/SI: rework VOP1_* patterns v2
Christian Konig
2013-02-21
R600/SI: add constant for inline zero operand
Christian Konig
2013-02-21
R600/SI: cleanup SIInstrInfo.td and SIInstrFormat.td
Christian Konig
2013-02-21
R600: Fix for Unigine when MachineSched is enabled
Tom Stellard
2013-02-21
Code review cleanup for r175697
Bill Schmidt
2013-02-21
R600/SI: Make sure M0 is loaded for V_INTERP_MOV_F32
Michel Danzer
2013-02-21
Expand the sel pseudo/macro. This generates basic blocks where previously
Reed Kotler
2013-02-21
Mips specific standalone assembler addressing mode %hi and %lo.
Jack Carter
2013-02-21
PPCDAGToDAGISel::PostprocessISelDAG()
Bill Schmidt
2013-02-21
Relocation enablement for PPC DAG postprocessing pass
Bill Schmidt
2013-02-20
ELF symbol table field st_other support,
Jack Carter
2013-02-20
MCParser: Update method names per coding guidelines.
Jim Grosbach
2013-02-20
R600: Update for name changes from r175667.
Jim Grosbach
2013-02-20
Update TargetLowering ivars for name policy.
Jim Grosbach
2013-02-20
Additional fixes for bug 15155.
Bill Schmidt
[prev]
[next]