aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/ARM
AgeCommit message (Expand)Author
2012-04-25Unify internal representation of ARM instructions with a register right-shift...Richard Barton
2012-04-25Add ifdef around getSubtargetFeatureName in tablegen output file so that only...Craig Topper
2012-04-24ARM: improved assembler diagnostics for missing CPU features.Jim Grosbach
2012-04-24ARM: Nuke remnant bogus code.Jim Grosbach
2012-04-24Refactor Thumb ITState handling in ARM Disassembler to more efficiently use i...Richard Barton
2012-04-23Tidy up. 80 columns, whitespace, et. al.Jim Grosbach
2012-04-23This patch fixes a problem which arose when using the Post-RA schedulerPreston Gurd
2012-04-23ARM: VSLI two-operand assmebly aliases are tblgen'erated.Jim Grosbach
2012-04-23ARM: tblgen'erate VSRA/VRSRA/VSRI assembly two-operand aliases.Jim Grosbach
2012-04-23ARM: vqdmulh two-operand aliases are tblgen'erated now.Jim Grosbach
2012-04-22ARM: Initialize the HasRAS bit.Benjamin Kramer
2012-04-20ARM: tblgen'erate more NEON two-operand aliases.Jim Grosbach
2012-04-20ARM: tblgen'erate more NEON two-operand aliases.Jim Grosbach
2012-04-20ARM: Update NEON assembly two-operand aliases.Jim Grosbach
2012-04-20Convert more uses of XXXRegisterClass to &XXXRegClass. No functional change s...Craig Topper
2012-04-20ARM some VFP tblgen'erated two-operand aliases.Jim Grosbach
2012-04-19ARM let TableGen handle a few two-operand aliases.Jim Grosbach
2012-04-18Added support for disassembling unpredictable swp/swpb ARM instructions.Silviu Baranga
2012-04-18Fix the bahavior of the disassembler when decoding unpredictable mrs instruct...Silviu Baranga
2012-04-18Added support for unpredictable mcrr/mcrr2/mrrc/mrrc2 ARM instruction in the ...Silviu Baranga
2012-04-18Fixed decoding for the ARM cdp2 instruction. The restriction on the coprocess...Silviu Baranga
2012-04-18Add suport for unpredicatble cases of the cmp, tst, teq and cmnz ARM instruct...Silviu Baranga
2012-04-17Typo.Chad Rosier
2012-04-17Remove unused CCIfSubtarget.Jay Foad
2012-04-17Fix bad EXTRACT_SUBREG in instruction selection for extending-loads on NEON.James Molloy
2012-04-17Fix ARM disassembly of VLD2 (single 2-element structure to all lanes)Kevin Enderby
2012-04-16ARM two-operand forms for vhadd and vhsub instructions.Jim Grosbach
2012-04-16ARM handle :lower16: and :upper16: after a '#' prefix.Jim Grosbach
2012-04-16ARM assembly two-operand forms for VRSHL.Jim Grosbach
2012-04-16ARM two-operand aliases for VRHADD instructions.Jim Grosbach
2012-04-15Wire up support for diagnostic ranges in the ARMAsmParser.Benjamin Kramer
2012-04-13On Darwin targets, only use vfma etc. if the source use fma() intrinsic expli...Evan Cheng
2012-04-13For ARM disassembly only print 32 unsigned bits for the address of branchKevin Enderby
2012-04-12Fix a few more places in the ARM disassembler so that branches getKevin Enderby
2012-04-12ARM 'adr' fixups don't need the interworking addend tweaking.Jim Grosbach
2012-04-11Fixed a case of ARM disassembly getting an assert on a bad encodingKevin Enderby
2012-04-11ARM 'vuzp.32 Dd, Dm' is a pseudo-instruction.Jim Grosbach
2012-04-11ARM 'vzip.32 Dd, Dm' is a pseudo-instruction.Jim Grosbach
2012-04-11Add more fused mul+add/sub patterns. rdar://10139676Evan Cheng
2012-04-11Clean up ARM fused multiply + add/sub support some more: rename some iselEvan Cheng
2012-04-11Match (fneg (fma) to vfnma. rdar://10139676Evan Cheng
2012-04-11Fix ARM disassembly of VLD instructions with writebacks.  And add test a caseKevin Enderby
2012-04-11ARM add missing Thumb1 two-operand aliases for shift-by-immediate.Jim Grosbach
2012-04-11Fix a number of problems with ARM fused multiply add/subtract instructions.Evan Cheng
2012-04-10Handle llvm.fma.* intrinsics. rdar://10914096Evan Cheng
2012-04-10ARM fix cc_out operand handling for t2SUBrr instructions.Jim Grosbach
2012-04-10Fix a long standing tail call optimization bug. When a libcall is emittedEvan Cheng
2012-04-10ARM LDR/LDRT has the same encoding collision as STR/STRT.Jim Grosbach
2012-04-09When performing a truncating store, it's possible to rearrange the data Chad Rosier
2012-04-09Update comments and remove unnecessary isVolatile() check.Chad Rosier
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2026-07-06 12:50:55 +0000