aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/ARM
AgeCommit message (Expand)Author
2012-06-26Add a missing check to avoid dereference null. No sensible test case possible...Evan Cheng
2012-06-26There are a number of generic inline asm operand modifiers thatJack Carter
2012-06-25ARM: update peephole optimization.Manman Ren
2012-06-24llvm/lib: [CMake] Add explicit dependency to intrinsics_gen.NAKAMURA Takumi
2012-06-23(sub X, imm) gets canonicalized to (add X, -imm)Evan Cheng
2012-06-22ARM: Add a better diagnostic for some out of range immediates.Jim Grosbach
2012-06-22Use "NoItineraries" for processors with no itineraries.Andrew Trick
2012-06-22ARM scheduling fix: don't guess at implicit operand latency.Andrew Trick
2012-06-22ARM scheduling fix: compute predicated implicit use properly.Andrew Trick
2012-06-22Rename -allow-excess-fp-precision flag to -fuse-fp-ops, and switch from aLang Hames
2012-06-21Add a missing llvm.fma -> VFNMS pattern to the ARM backend.Lang Hames
2012-06-19Add DAG-combines for aggressive FMA formation.Lang Hames
2012-06-19Have ARM ELF use correct reloc for "b" instr.Jan Wen Voung
2012-06-19Move the support for using .init_array from ARM to the genericRafael Espindola
2012-06-18ARM: use NOEN loads and stores if possible when handling struct byval.Manman Ren
2012-06-18ARM: Define generic HINT instruction.Jim Grosbach
2012-06-18This change handles a another case for generating the bic instruction Joel Jones
2012-06-15Fix the encoding of the armv7m (MClass) for MSR registers other than aspr,Kevin Enderby
2012-06-15ARM: optimization for sub+abs.Manman Ren
2012-06-15Preserve <undef> flags in ARMExpandPseudo.Jakob Stoklund Olesen
2012-06-14Replace assertion failure for badly formatted CPS instrution with error message.Richard Barton
2012-06-14Cleanup whitespace.Jush Lu
2012-06-12[arm-fast-isel] Add support for -arm-long-calls.Chad Rosier
2012-06-11Re-enable the CMN instruction.Bill Wendling
2012-06-07Continue factoring computeOperandLatency. Use it for ARM hasHighOperandLatency.Andrew Trick
2012-06-07ARM getOperandLatency rewrite.Andrew Trick
2012-06-07ARM getOperandLatency should return -1 for unknown, consistent with APIAndrew Trick
2012-06-07Fix ARM getInstrLatency logic to work with the current API.Andrew Trick
2012-06-06Remove unused private fields found by clang's new -Wunused-private-field.Benjamin Kramer
2012-06-06Correct decoder for T1 conditional B encodingRichard Barton
2012-06-05misched: API for minimum vs. expected latency.Andrew Trick
2012-06-05ARM itinerary properties.Andrew Trick
2012-06-05misched: Added MultiIssueItineraries.Andrew Trick
2012-06-05Revert commit r157966Joel Jones
2012-06-04This change handles a another case for generating the bic instruction Joel Jones
2012-06-02Fix typos found by http://github.com/lyda/misspell-checkBenjamin Kramer
2012-06-01Switch all register list clients to the new MC*Iterator interface.Jakob Stoklund Olesen
2012-06-01[arm-fast-isel] Fix handling of the frameaddress intrinsic. If depth is 0Chad Rosier
2012-06-01ARM: properly handle alignment for struct byval.Manman Ren
2012-06-01ARM: support struct byval in llvmManman Ren
2012-05-30Avoid depending on list orders and register numbering.Jakob Stoklund Olesen
2012-05-30[arm-fast-isel] Add support for the llvm.frameaddress() intrinsic.Chad Rosier
2012-05-25Change interface for TargetLowering::LowerCallTo and TargetLowering::LowerCallJustin Holewinski
2012-05-24Make some opcode tables static and const. Allows code to avoid making copies ...Craig Topper
2012-05-24Mark a static array as const.Craig Topper
2012-05-24Mark a static table as const. Shrink opcode size in static tables to uint16_t...Craig Topper
2012-05-23[arm-fast-isel] Add support for non-global callee.Chad Rosier
2012-05-22ARMDisassembler.cpp: Fix utf8 char in comments.NAKAMURA Takumi
2012-05-21ARM: .end_data_region mismatch in Thumb2.Jim Grosbach
2012-05-21Thumb2: RSB source register should be rGRP not GPRnopc.Jim Grosbach