index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
Age
Commit message (
Expand
)
Author
2011-10-29
Revert r143206, as there are still some failing tests.
Dan Gohman
2011-10-28
ARM mode 'mov' to 'mvn' assembler alias.
Jim Grosbach
2011-10-28
Add Thumb2 alias for "mov Rd, #imm" to "mvn Rd, #~imm".
Jim Grosbach
2011-10-28
Specify that the high bit of the alignment field is fixed to 0 on these instr...
Owen Anderson
2011-10-28
Reapply r143202, with a manual decoding hook for SWP. This change inadvertan...
Owen Anderson
2011-10-28
Reapply r143177 and r143179 (reverting r143188), with scheduler
Dan Gohman
2011-10-28
Revert r143202.
Owen Anderson
2011-10-28
Specify fixed bits on CPS instructions to enable roundtripping.
Owen Anderson
2011-10-28
Thumb2 ADD/SUB instructions encoding selection outside IT block.
Jim Grosbach
2011-10-28
Speculatively disable Dan's commits 143177 and 143179 to see if
Duncan Sands
2011-10-28
Eliminate LegalizeOps' LegalizedNodes map and have it just call RAUW
Dan Gohman
2011-10-28
ARM Allow 'q' registers in VLD/VST vector lists.
Jim Grosbach
2011-10-27
Add some NEON stores to the VLD decoding hook that were accidentally omitted ...
Owen Anderson
2011-10-27
Also set addrmode6 alignment when align==size.
Jakob Stoklund Olesen
2011-10-27
ARM isel for vld1, opcode selection for register stride post-index pseudos.
Jim Grosbach
2011-10-27
Avoid partial CPSR dependency from loop backedges. rdar://10357570
Evan Cheng
2011-10-27
Thumb2 t2LDMDB[_UPD] assembly parsing to recognize .w suffix.
Jim Grosbach
2011-10-27
Thumb2 t2MVNi assembly parsing to recognize ".w" suffix.
Jim Grosbach
2011-10-27
A branch predicated on a constant can just FastEmit an unconditional branch.
Chad Rosier
2011-10-26
Add a TODO comment. FastISel works by parsing each basic block from the bottom
Chad Rosier
2011-10-26
Factor a little more code into EmitCmp, which should have been done in the first
Chad Rosier
2011-10-26
Use EmitCmp in SelectBranch. No functional change intended.
Chad Rosier
2011-10-26
Factor out an EmitCmp function that can be used by both SelectCmp and
Chad Rosier
2011-10-26
Thumb2 ldr pc-relative encoding fixes.
Jim Grosbach
2011-10-26
ARM parse parenthesized expressions for label references.
Jim Grosbach
2011-10-26
Make sure short memsets on ARM lower to stores, even when optimizing for size.
Lang Hames
2011-10-26
Thumb2 remove redundant ".w" suffix from t2MVNCCi pattern.
Jim Grosbach
2011-10-26
Revert r142530 at least temporarily while a discussion is had on llvm-commits...
James Molloy
2011-10-26
Use a worklist to prevent the iterator from becoming invalidated because of t...
Bill Wendling
2011-10-26
Revert part of r142530. The patch potentially hurts performance especially
Evan Cheng
2011-10-25
ARM assembly parsing and encoding for VLD1 with writeback.
Jim Grosbach
2011-10-24
Nuke dead code. Nothing generates the VLD1d64QPseudo_UPD instruction.
Jim Grosbach
2011-10-24
ARM assembly parsing and encoding for VLD1 w/ writeback.
Jim Grosbach
2011-10-24
Don't crash on variable insertelement on ARM. PR10258.
Eli Friedman
2011-10-24
ARMConstantPoolMBB::print should print BB number.
Evan Cheng
2011-10-24
ARM assembly parsing and encoding for VLD1 w/ writeback.
Jim Grosbach
2011-10-24
ARM refactor am6offset usage for VLD1.
Jim Grosbach
2011-10-24
Fix a NEON disassembly case that was broken in the recent refactorings. As m...
Owen Anderson
2011-10-24
Change this overloaded use of Sched::Latency to be an overloaded
Dan Gohman
2011-10-24
Thumb2 LDM instructions can target PC. Make sure to encode it.
Jim Grosbach
2011-10-22
Move various generated tables into read-only memory, fixing up const correctn...
Benjamin Kramer
2011-10-22
The different flavors of ARM have different valid subsets of registers. Check
Bill Wendling
2011-10-21
Assembly parsing for 4-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
Assembly parsing for 2-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
Assembly parsing for 4-register variant of VLD1.
Jim Grosbach
2011-10-21
Assembly parsing for 3-register variant of VLD1.
Jim Grosbach
2011-10-21
ARM VLD parsing and encoding.
Jim Grosbach
2011-10-21
Don't automatically set the "fc" bits on MSR instructions if the user didn't ...
Owen Anderson
2011-10-21
Nuke an #if0 that got accidentally left in.
Jim Grosbach
2011-10-21
whitespace.
Jim Grosbach
[prev]
[next]