index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
/
ARMInstrInfo.td
Age
Commit message (
Expand
)
Author
2013-07-17
Fixed constpool pattern matching problem that made the crtbeginS build
Eli Bendersky
2013-07-16
Make it compile
Eli Bendersky
2013-07-15
Trying to get the thing to copmile...
Eli Bendersky
2013-07-15
Merge commit '7dfcb84fc16b3bf6b2379713b53090757f0a45f9'
Eli Bendersky
2013-04-30
s tightens up the encoding description for ARM post-indexed ldr instructions....
Mihai Popa
2013-04-26
ARM: Fix encoding of hint instruction for Thumb.
Quentin Colombet
2013-04-17
Fix treatment of ARM unallocated hint instructions.
Quentin Colombet
2013-04-12
ARM: Correct printing of pre-indexed operands.
Quentin Colombet
2013-04-10
ARM: Make "SMC" instructions conditional on new TrustZone architecture feature.
Tim Northover
2013-04-05
ARM scheduler model: Add scheduler info to more instructions and resource
Arnold Schwaighofer
2013-04-01
ARM Scheduler Model: Add resources instructions, map resources in subtargets
Arnold Schwaighofer
2013-03-26
Revert ARM Scheduler Model: Add resources instructions, map resources
Arnold Schwaighofer
2013-03-26
ARM Scheduler Model: Add resources instructions, map resources in subtargets
Arnold Schwaighofer
2013-03-11
Merge commit '279b9184c2ff4fea93b198a3519b8cb3a1d8d195'
Eli Bendersky
2013-02-23
ARM: Convenience aliases for 'srs*' instructions.
Jim Grosbach
2013-02-05
Move MRI liveouts to ARM return instructions.
Jakob Stoklund Olesen
2013-01-30
Add a special ARM trap encoding for NaCl.
Eli Bendersky
2013-01-11
Merge commit '1ad9253c9d34ccbce3e7e4ea5d87c266cbf93410'
Derek Schuff
2012-11-29
Disable register-register preloads for NaCl.
JF Bastien
2012-11-29
Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.
Silviu Baranga
2012-11-27
Merge commit '8d20b5f9ff609e70fae5c865931ab0f29e639d9c'
Derek Schuff
2012-11-16
Remove hard coded registers in ARM ldrexd and strexd instructions
Weiming Zhao
2012-11-13
Merge commit 'be02a90de17f857ba65bbd8a11653ca1bad30adc'
Derek Schuff
2012-11-07
Remove unused Td file (archaeology)
Eli Bendersky
2012-11-06
Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering all
Chad Rosier
2012-10-25
Merge commit 'a8a0a155de16830b8fcab539ba2ec21de3145532'
Derek Schuff
2012-10-24
Change BKPT and UDF instruction encodings to match NaCl ARM validator and run...
JF Bastien
2012-10-24
Fix a miscompilation caused by a typo. When turning a adde with negative value
Evan Cheng
2012-10-16
Remove spurious definition from LOADSTORE_TST
David Sehr
2012-10-01
Merge commit '72f0976c1b91c7ba50dce4d0ad0289dc14d37f81'
Derek Schuff
2012-09-29
Add LLVM support for Swift.
Bob Wilson
2012-09-25
Merge commit 'bc4021f31eaa97ee52655828da3e3de14a39e4a6'
Derek Schuff
2012-09-18
Merge commit '8e70b5506ec0d7a6c2740bc89cd1b8f12a78b24f'
Derek Schuff
2012-09-18
MOVi16 (movw) is only legal on cpus with V6T2 support. rdar://12300648
Evan Cheng
2012-09-05
Remove predicated pseudo-instructions.
Jakob Stoklund Olesen
2012-09-04
Patch to implement UMLAL/SMLAL instructions for the ARM architecture
Arnold Schwaighofer
2012-08-28
Revert r162713: "Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ...
Jakob Stoklund Olesen
2012-08-27
Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ARM.
Jakob Stoklund Olesen
2012-08-24
Explicitly mark LEApcrel pseudos with hasSideEffects.
Jakob Stoklund Olesen
2012-08-24
Add missing SDNPSideEffect flags.
Jakob Stoklund Olesen
2012-08-24
Fix undefined behavior (negation of INT_MIN) in ARM backend.
Richard Smith
2012-08-21
Merge up to r162331, git commit bc363931085587bac42a40653962a3e5acd1ffce
Derek Schuff
2012-08-17
Merge commit 'c723eb1aef817d47feec620933ee1ec6005cdd14'
Derek Schuff
2012-08-16
Add ADD and SUB to the predicable ARM instructions.
Jakob Stoklund Olesen
2012-08-16
Handle ARM MOVCC optimization in PeepholeOptimizer.
Jakob Stoklund Olesen
2012-08-15
Fold predicable instructions into MOVCC / t2MOVCC.
Jakob Stoklund Olesen
2012-08-15
Use vld1/vst1 to load/store f64 if alignment is < 4 and the target allows una...
Evan Cheng
2012-08-15
Add missing Rfalse operand to the predicated pseudo-instructions.
Jakob Stoklund Olesen
2012-08-12
Revert 161581: Patch to implement UMLAL/SMLAL instructions for the ARM
Arnold Schwaighofer
2012-08-09
Patch to implement UMLAL/SMLAL instructions for the ARM architecture
Arnold Schwaighofer
[next]