aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/ARM/ARMBaseInstrInfo.cpp
AgeCommit message (Expand)Author
2011-01-21Last round of fixes for movw + movt global address codegen.Evan Cheng
2011-01-21Convert -enable-sched-cycles and -enable-sched-hazard to -disableAndrew Trick
2011-01-20Don't be overly aggressive with CSE of "ldr constantpool". If it's a pc-relativeEvan Cheng
2011-01-20Sorry, several patches in one.Evan Cheng
2011-01-17Materialize GA addresses with movw + movt pairs for Darwin in PIC mode. e.g.Evan Cheng
2011-01-10Simplify a bunch of isVirtualRegister() and isPhysicalRegister() logic.Jakob Stoklund Olesen
2011-01-08Recognize inline asm 'rev /bin/bash, ' as a bswap intrinsic call.Evan Cheng
2010-12-24Various bits of framework needed for precise machine-level selectionAndrew Trick
2010-12-24whitespaceAndrew Trick
2010-12-13Remove the rest of the *_sfp Neon instruction patterns.Bob Wilson
2010-12-07Refactor the ARM CMPz* patterns to just use the normal CMP instructions whenJim Grosbach
2010-12-05Making use of VFP / NEON floating point multiply-accumulate / subtraction isEvan Cheng
2010-11-29Rename t2 TBB and TBH instructions to reference that they encode the jump tableJim Grosbach
2010-11-27Move callee-saved regs spills / reloads to TFIAnton Korobeynikov
2010-11-18Rewrite stack callee saved spills and restores to use push/pop instructions.Eric Christopher
2010-11-18Silence compiler warnings.Evan Cheng
2010-11-17Remove ARM isel hacks that fold large immediates into a pair of add, sub, and,Evan Cheng
2010-11-17Simplify code that toggle optional operand to ARM::CPSR.Evan Cheng
2010-11-16Encode the multi-load/store instructions with their respective modes ('ia',Bill Wendling
2010-11-15Code clean up. The peephole pass should be the one updating the instructionEvan Cheng
2010-11-11Revert this temporarily.Eric Christopher
2010-11-11Change the prologue and epilogue to use push/pop for the low ARM registers.Eric Christopher
2010-11-03Two sets of changes. Sorry they are intermingled.Evan Cheng
2010-11-01When we look at instructions to convert to setting the 's' flag, we need to lookBill Wendling
2010-10-29Fix fpscr <-> GPR latency info.Evan Cheng
2010-10-29Avoiding overly aggressive latency scheduling. If the two nodes share anEvan Cheng
2010-10-28Re-commit 117518 and 117519 now that ARM MC test failures are out of the way.Evan Cheng
2010-10-28Revert 117518 and 117519 for now. They changed scheduling and cause MC tests ...Evan Cheng
2010-10-28- Assign load / store with shifter op address modes the right itinerary classes.Evan Cheng
2010-10-27Refactor ARM STR/STRB instruction patterns into STR{B}i12 and STR{B}rs, likeJim Grosbach
2010-10-27The immediate operands of an LDRi12 instruction doesn't need the addrmode2Jim Grosbach
2010-10-27LDRi12 machine instructions handle negative offset operands normally (simpleJim Grosbach
2010-10-27Split ARM::LDRB into LDRBi12 and LDRBrs. Adjust accordingly. Continuing onJim Grosbach
2010-10-26First part of refactoring ARM addrmode2 (load/store) instructions to be moreJim Grosbach
2010-10-26Use instruction itinerary to determine what instructions are 'cheap'.Evan Cheng
2010-10-23Move the remaining attribute macros to systematic names based on the attributeChandler Carruth
2010-10-23Latency between CPSR def and branch is zero.Evan Cheng
2010-10-19Re-enable register pressure aware machine licm with fixes. Hoist() may haveEvan Cheng
2010-10-19Revert r116781 "- Add a hook for target to determine whether an instruction defDaniel Dunbar
2010-10-19- Add a hook for target to determine whether an instruction def isEvan Cheng
2010-10-18Don't recompute MachineRegisterInfo in the Optimize* method.Bill Wendling
2010-10-09Check to make sure that the iterator isn't at the beginning of the basic blockBill Wendling
2010-10-07Code refactoring.Evan Cheng
2010-10-07Model operand cycles of vldm / vstm; also fixes scheduling itineraries of vld...Evan Cheng
2010-10-06Clean up MOVi32imm and t2MOVi32imm pseudo instruction definitions.Jim Grosbach
2010-10-06- Add TargetInstrInfo::getOperandLatency() to compute operand latencies. ThisEvan Cheng
2010-10-05fix MSVC 2010 build.Michael J. Spencer
2010-10-05Cleanup Whitespace.Michael J. Spencer
2010-10-01Thread the determination of branch prediction hit rates back through the if-c...Owen Anderson
2010-10-01Make the spelling of the flags for old-style if-conversion heuristics consist...Owen Anderson