aboutsummaryrefslogtreecommitdiff
path: root/lib/CodeGen/SelectionDAG
AgeCommit message (Expand)Author
2012-07-17Remove unused variable.Benjamin Kramer
2012-07-17Fix a crash in the legalization of large vectors.Nadav Rotem
2012-07-17Implement r160312 as target indepedenet dag combine.Evan Cheng
2012-07-17Make sure constant bitwidth is <= 64 bit before calling getSExtValue().Evan Cheng
2012-07-17This is another case where instcombine demanded bits optimization createdEvan Cheng
2012-07-16Minor cleanup and docs.Nadav Rotem
2012-07-16Make ComputeDemandedBits return a deterministic result when computing an Asse...Nadav Rotem
2012-07-15Fix a bug in the scalarization of BUILD_VECTOR. BUILD_VECTOR elements may be ...Nadav Rotem
2012-07-15Refactor the code that checks that all operands of a node are UNDEFs.Nadav Rotem
2012-07-14Add a dagcombine optimization to convert concat_vectors of undefs into a sing...Nadav Rotem
2012-07-13Provide function name in 'Cannot select' fatal error.Jim Grosbach
2012-07-12The result type of EXTRACT_VECTOR_ELT doesn't have to match the element type ofDuncan Sands
2012-07-11InstrEmitter::EmitSubregNode() optimize extract_subreg in this case:Evan Cheng
2012-07-11Rename many of the Tmp1, Tmp2, Tmp3 variables to names such as Chain, Value, ...Nadav Rotem
2012-07-11Remove unused variable.Benjamin Kramer
2012-07-11Refactor the DAG Legalizer by extracting the legalization ofNadav Rotem
2012-07-11Only apply the SETCC+SITOFP -> SELECTCC optimization when the SETCC returns a...Owen Anderson
2012-07-10Improve the loading of load-anyext vectors by allowing the codegen to loadNadav Rotem
2012-07-09Teach the DAG combiner to turn sitofp/uitofp from i1 into a conditional move,...Owen Anderson
2012-07-09LOCALMODs from hg 0b098ca44de7 against r158408 (hg 90a87d6bfe45)Derek Schuff
2012-07-07I'm introducing a new machine model to simultaneously allow simpleAndrew Trick
2012-07-06Whitespace.Chad Rosier
2012-07-06[fast-isel] Tell fast-isel to do nothing with the new donothing intrinsic.Chad Rosier
2012-07-05All cases are covered, no need for a default. This deals with theDuncan Sands
2012-07-05Use the right kind of booleans: we were emitting 0/1 booleans, instead of 0/-1Duncan Sands
2012-07-04Allow trailing physreg RegisterSDNode operands on non-variadic instructions.Jakob Stoklund Olesen
2012-07-04Reverted r156659, due to probable performance regressions, DenseMap should be...Stepan Dyatkovskiy
2012-07-03Part of r159527. Splitted into series of patches and gone with fixed PR13256:Stepan Dyatkovskiy
2012-07-02Revert "IntRange:" as it appears to be breaking self hosting.Eric Christopher
2012-07-02Target option DisableJumpTables is a gross hack. Move it to TargetLowering in...Evan Cheng
2012-07-02Turn an assert into an error to make it a bit more friendly.Eric Christopher
2012-07-02IntRange:Stepan Dyatkovskiy
2012-06-29Clear kill flags in InstrEmitter::EmitSubregNode().Jakob Stoklund Olesen
2012-06-28add a new @llvm.donothing intrinsic that, well, does nothing, and teach CodeG...Nuno Lopes
2012-06-28'Promote' vector [su]int_to_fp should widen elements.Jim Grosbach
2012-06-28Move lib/Analysis/DebugInfo.cpp to lib/VMCore/DebugInfo.cpp andBill Wendling
2012-06-26Make sure type is not extended or untyped before create a constant of the typ...Evan Cheng
2012-06-24llvm/lib: [CMake] Add explicit dependency to intrinsics_gen.NAKAMURA Takumi
2012-06-24DAG legalisation can now handle illegal fma vector types by scalarisationPete Cooper
2012-06-22Rename -allow-excess-fp-precision flag to -fuse-fp-ops, and switch from aLang Hames
2012-06-21Fix potential crash if DAGCombine on stores sees a half typePete Cooper
2012-06-21Emit a single _udivmodsi4 libcall instead of two separate _udivsi3 andEvan Cheng
2012-06-20Add users of a MERGE_VALUE node to the worklist to process again when the nod...Pete Cooper
2012-06-20Fix DAGCombine to deal with ext-conversion of pre/post_inc loads.Hal Finkel
2012-06-19Add DAG-combines for aggressive FMA formation.Lang Hames
2012-06-14Make comment slightly more helpful.Lang Hames
2012-06-05misched: API for minimum vs. expected latency.Andrew Trick
2012-06-05Add a new intrinsic: llvm.fmuladd. This intrinsic represents a multiply-addLang Hames
2012-06-05misched: Added MultiIssueItineraries.Andrew Trick
2012-06-05sdsched: Use the right heuristics when -mcpu is not provided and we have no i...Andrew Trick