index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
CodeGen
/
ScheduleDAGInstrs.cpp
Age
Commit message (
Expand
)
Author
2012-06-14
misched: disable SSA check pending PR13112.
Andrew Trick
2012-06-13
sched: fix latency of memory dependence chain edges for consistency.
Andrew Trick
2012-06-06
Move RegisterPressure.h.
Andrew Trick
2012-06-06
Remove unused private fields found by clang's new -Wunused-private-field.
Benjamin Kramer
2012-06-05
misched: API for minimum vs. expected latency.
Andrew Trick
2012-06-01
Switch all register list clients to the new MC*Iterator interface.
Jakob Stoklund Olesen
2012-05-20
Use LiveRangeQuery in ScheduleDAGInstrs.
Jakob Stoklund Olesen
2012-05-15
Add -enable-aa-sched-mi, off by default, for AliasAnalysis inside MachineSche...
Andrew Trick
2012-04-24
misched: DAG builder must special case earlyclobber
Andrew Trick
2012-04-24
misched: DAG builder support for tracking register pressure within the curren...
Andrew Trick
2012-04-20
New and improved comment.
Andrew Trick
2012-04-20
SparseSet: Add support for key-derived indexes and arbitrary key types.
Andrew Trick
2012-04-20
misched: initialize BB
Andrew Trick
2012-04-13
misched: Added CanHandleTerminators.
Andrew Trick
2012-03-16
ScheduleDAGInstrs: When adding uses we add them into a set that's empty at th...
Benjamin Kramer
2012-03-16
misched: add DAG edges from vreg defs to ExitSU.
Andrew Trick
2012-03-14
misched: implemented a framework for top-down or bottom-up scheduling.
Andrew Trick
2012-03-09
misched interface: rename Begin/End to RegionBegin/RegionEnd since they are n...
Andrew Trick
2012-03-07
misched prep: Expose the ScheduleDAGInstrs interface so targets may
Andrew Trick
2012-03-07
misched prep: Comment the ScheduleDAGInstrs interface.
Andrew Trick
2012-03-07
misched prep: Cleanup ScheduleDAGInstrs interface.
Andrew Trick
2012-03-07
misched prep: rename InsertPos to End.
Andrew Trick
2012-03-07
misched preparation: rename core scheduler methods for consistency.
Andrew Trick
2012-03-07
misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.
Andrew Trick
2012-03-07
misched preparation: modularize schedule emission.
Andrew Trick
2012-03-07
Cleanup in preparation for misched: Move DAG visualization logic.
Andrew Trick
2012-03-04
Use uint16_t to store register overlaps to reduce static data.
Craig Topper
2012-02-24
PostRA sched: speed up physreg tracking by not abusing SparseSet.
Andrew Trick
2012-02-23
misched: cleanup reaching def computation
Andrew Trick
2012-02-23
PostRASched: Convert physreg def/use tracking to Jakob's SparseSet.
Andrew Trick
2012-02-22
Don't compute latencies for regmask operands.
Jakob Stoklund Olesen
2012-02-22
misched: Use SparseSet for VRegDegs for constant time clear().
Andrew Trick
2012-02-22
Comment from code review
Andrew Trick
2012-02-22
misched: DAG builder should not track dependencies for SSA defs.
Andrew Trick
2012-02-22
Initialize SUnits before DAG building.
Andrew Trick
2012-02-21
Clear virtual registers after they are no longer referenced.
Andrew Trick
2012-01-14
misched: Initial code for building an MI level scheduling DAG
Andrew Trick
2012-01-14
Move physreg dependency generation into aptly named addPhysRegDeps.
Andrew Trick
2012-01-14
misched: Added ScheduleDAGInstrs::IsPostRA
Andrew Trick
2012-01-07
Added a late machine instruction copy propagation pass. This catches
Evan Cheng
2012-01-05
Remove an unused variable.
Chandler Carruth
2012-01-05
Minor postra scheduler cleanup. It could result in more precise antidependenc...
Andrew Trick
2011-12-14
Model ARM predicated write as read-mod-write. e.g.
Evan Cheng
2011-12-14
Allow target to specify register output dependency. Still default to one.
Evan Cheng
2011-12-14
- Add MachineInstrBundle.h and MachineInstrBundle.cpp. This includes a function
Evan Cheng
2011-12-07
Add bundle aware API for querying instruction properties and switch the code
Evan Cheng
2011-12-06
First chunk of MachineInstr bundle support.
Evan Cheng
2011-12-02
make sure ScheduleDAGInstrs::EmitSchedule does not crash when the first instr...
Hal Finkel
2011-10-07
PostRA scheduler fix. Clear stale loop dependencies.
Andrew Trick
2011-10-07
whitespace
Andrew Trick
[next]