aboutsummaryrefslogtreecommitdiff
path: root/include/llvm/CodeGen/MachineInstr.h
diff options
context:
space:
mode:
Diffstat (limited to 'include/llvm/CodeGen/MachineInstr.h')
-rw-r--r--include/llvm/CodeGen/MachineInstr.h15
1 files changed, 0 insertions, 15 deletions
diff --git a/include/llvm/CodeGen/MachineInstr.h b/include/llvm/CodeGen/MachineInstr.h
index faa213bf26..662f11e531 100644
--- a/include/llvm/CodeGen/MachineInstr.h
+++ b/include/llvm/CodeGen/MachineInstr.h
@@ -346,10 +346,6 @@ class MachineInstr {
std::vector<MachineOperand> operands; // the operands
unsigned numImplicitRefs; // number of implicit operands
- // regsUsed - all machine registers used for this instruction, including regs
- // used to save values across the instruction. This is a bitset of registers.
- std::set<int> regsUsed;
-
// OperandComplete - Return true if it's illegal to add a new operand
bool OperandsComplete() const;
@@ -439,17 +435,6 @@ public:
}
//
- // Information about registers used in this instruction.
- //
- const std::set<int> &getRegsUsed() const {
- return regsUsed;
- }
- void insertUsedReg(unsigned Reg) {
- assert(((int) Reg) >= 0 && "Invalid register being marked as used");
- regsUsed.insert((int) Reg);
- }
-
- //
// Debugging support
//
void print(std::ostream &OS, const TargetMachine &TM) const;