diff options
author | Chris Lattner <sabre@nondot.org> | 2005-05-13 16:20:22 +0000 |
---|---|---|
committer | Chris Lattner <sabre@nondot.org> | 2005-05-13 16:20:22 +0000 |
commit | 32f3cf612ef54c3d81467dbbc9808217c7a02cf2 (patch) | |
tree | 78adff05caa8e7477a1c374bf8fe982fa0b93dfa /lib/Target/PowerPC/PPC64ISelPattern.cpp | |
parent | 08f5535aaa4a6b7734995825028d6cd99c5fe643 (diff) |
Realize that we don't support fmod directly, fixing CodeGen/Generic/print-arith-fp.ll
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@21939 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/PowerPC/PPC64ISelPattern.cpp')
-rw-r--r-- | lib/Target/PowerPC/PPC64ISelPattern.cpp | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/lib/Target/PowerPC/PPC64ISelPattern.cpp b/lib/Target/PowerPC/PPC64ISelPattern.cpp index a91223d469..cfc8a5496d 100644 --- a/lib/Target/PowerPC/PPC64ISelPattern.cpp +++ b/lib/Target/PowerPC/PPC64ISelPattern.cpp @@ -55,13 +55,15 @@ namespace { setOperationAction(ISD::MEMSET, MVT::Other, Expand); setOperationAction(ISD::MEMCPY, MVT::Other, Expand); - // We don't support sin/cos/sqrt + // We don't support sin/cos/sqrt/fmod setOperationAction(ISD::FSIN , MVT::f64, Expand); setOperationAction(ISD::FCOS , MVT::f64, Expand); setOperationAction(ISD::FSQRT, MVT::f64, Expand); + setOperationAction(ISD::SREM , MVT::f64, Expand); setOperationAction(ISD::FSIN , MVT::f32, Expand); setOperationAction(ISD::FCOS , MVT::f32, Expand); setOperationAction(ISD::FSQRT, MVT::f32, Expand); + setOperationAction(ISD::SREM , MVT::f32, Expand); // PPC 64 has i16 and i32 but no i8 (or i1) SEXTLOAD setOperationAction(ISD::SEXTLOAD, MVT::i1, Expand); |