diff options
author | Andrew Lenharth <andrewl@lenharth.org> | 2005-02-02 17:00:21 +0000 |
---|---|---|
committer | Andrew Lenharth <andrewl@lenharth.org> | 2005-02-02 17:00:21 +0000 |
commit | 879ef22bdb9ef7296957f58f89c49acc04f3d2e0 (patch) | |
tree | 266f04bb4dfa30a5fbc8160d98d96bbfd055cea5 /lib/Target/Alpha/AlphaISelPattern.cpp | |
parent | 22088bb102c9ee149b11e21ff53b1241a354cf58 (diff) |
prevent register allocator from using the stack pointer :)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@20002 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/Alpha/AlphaISelPattern.cpp')
-rw-r--r-- | lib/Target/Alpha/AlphaISelPattern.cpp | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/lib/Target/Alpha/AlphaISelPattern.cpp b/lib/Target/Alpha/AlphaISelPattern.cpp index a3570bc815..a121beb468 100644 --- a/lib/Target/Alpha/AlphaISelPattern.cpp +++ b/lib/Target/Alpha/AlphaISelPattern.cpp @@ -40,8 +40,8 @@ namespace { AlphaTargetLowering(TargetMachine &TM) : TargetLowering(TM) { // Set up the TargetLowering object. //I am having problems with shr n ubyte 1 - setShiftAmountType(MVT::i64); //are these needed? - setSetCCResultType(MVT::i64); //are these needed? + setShiftAmountType(MVT::i64); + setSetCCResultType(MVT::i64); addRegisterClass(MVT::i64, Alpha::GPRCRegisterClass); addRegisterClass(MVT::f64, Alpha::FPRCRegisterClass); |