diff options
| author | Jim Grosbach <grosbach@apple.com> | 2009-08-12 17:38:44 +0000 |
|---|---|---|
| committer | Jim Grosbach <grosbach@apple.com> | 2009-08-12 17:38:44 +0000 |
| commit | bff392384ddb032c732c38ec78b91d7a25dcf467 (patch) | |
| tree | c91d04da3f2ec7947bb8a0de73bbe3d55779e697 /lib/Target/ARM/ARMISelLowering.cpp | |
| parent | 683e922d299bdfa9ec609bd58a0eed20568303f1 (diff) | |
Add catch block handling to SjLj exception handling.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@78817 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/ARMISelLowering.cpp')
| -rw-r--r-- | lib/Target/ARM/ARMISelLowering.cpp | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/lib/Target/ARM/ARMISelLowering.cpp b/lib/Target/ARM/ARMISelLowering.cpp index 366c87cd1a..0d2d7d2ad4 100644 --- a/lib/Target/ARM/ARMISelLowering.cpp +++ b/lib/Target/ARM/ARMISelLowering.cpp @@ -312,6 +312,10 @@ ARMTargetLowering::ARMTargetLowering(TargetMachine &TM) setOperationAction(ISD::VAEND, MVT::Other, Expand); setOperationAction(ISD::STACKSAVE, MVT::Other, Expand); setOperationAction(ISD::STACKRESTORE, MVT::Other, Expand); + setOperationAction(ISD::EHSELECTION, MVT::i32, Expand); + // FIXME: Shouldn't need this, since no register is used, but the legalizer + // doesn't yet know how to not do that for SjLj. + setExceptionSelectorRegister(ARM::R0); if (Subtarget->isThumb()) setOperationAction(ISD::DYNAMIC_STACKALLOC, MVT::i32, Custom); else |