aboutsummaryrefslogtreecommitdiff
path: root/lib/CodeGen/SimpleRegisterCoalescing.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2007-10-17 05:29:37 +0000
committerEvan Cheng <evan.cheng@apple.com>2007-10-17 05:29:37 +0000
commit95f0ab624d96e4ef56dbeccf86cd7ced4e42f519 (patch)
tree89031574831b1fb72639d67af11a1159ca32269b /lib/CodeGen/SimpleRegisterCoalescing.cpp
parent28e9a5fe94b96570c3939c61fab18204abdd6b97 (diff)
One more extract_subreg coalescing bug fix.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43065 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/CodeGen/SimpleRegisterCoalescing.cpp')
-rw-r--r--lib/CodeGen/SimpleRegisterCoalescing.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/lib/CodeGen/SimpleRegisterCoalescing.cpp b/lib/CodeGen/SimpleRegisterCoalescing.cpp
index 1d274b3ef1..ee2cbbb8ea 100644
--- a/lib/CodeGen/SimpleRegisterCoalescing.cpp
+++ b/lib/CodeGen/SimpleRegisterCoalescing.cpp
@@ -236,7 +236,7 @@ bool SimpleRegisterCoalescing::JoinCopy(MachineInstr *CopyMI,
// If this is a extract_subreg where dst is a physical register, e.g.
// cl = EXTRACT_SUBREG reg1024, 1
// then create and update the actual physical register allocated to RHS.
- const TargetRegisterClass *RC = mf_->getSSARegMap()->getRegClass(SrcReg);
+ const TargetRegisterClass *RC=mf_->getSSARegMap()->getRegClass(repSrcReg);
for (const unsigned *SRs = mri_->getSuperRegisters(repDstReg);
unsigned SR = *SRs; ++SRs) {
if (repDstReg == mri_->getSubReg(SR, SubIdx) &&