diff options
author | Dan Gohman <gohman@apple.com> | 2008-01-30 00:15:11 +0000 |
---|---|---|
committer | Dan Gohman <gohman@apple.com> | 2008-01-30 00:15:11 +0000 |
commit | b625f2f8960de32bc973092aaee8ac62863006fe (patch) | |
tree | 36b78c2f63db36a86a3b15aaddd4fd421b8d0edb /lib/CodeGen/SelectionDAG/TargetLowering.cpp | |
parent | 0d9e976ad2c5479f3d67f8cb09a5908cfc29985c (diff) |
Factor the addressing mode and the load/store VT out of LoadSDNode
and StoreSDNode into their common base class LSBaseSDNode. Member
functions getLoadedVT and getStoredVT are replaced with the common
getMemoryVT to simplify code that will handle both loads and stores.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@46538 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/CodeGen/SelectionDAG/TargetLowering.cpp')
-rw-r--r-- | lib/CodeGen/SelectionDAG/TargetLowering.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/lib/CodeGen/SelectionDAG/TargetLowering.cpp b/lib/CodeGen/SelectionDAG/TargetLowering.cpp index bd0392e690..40fb315ecc 100644 --- a/lib/CodeGen/SelectionDAG/TargetLowering.cpp +++ b/lib/CodeGen/SelectionDAG/TargetLowering.cpp @@ -842,7 +842,7 @@ bool TargetLowering::SimplifyDemandedBits(SDOperand Op, uint64_t DemandedMask, case ISD::LOAD: { if (ISD::isZEXTLoad(Op.Val)) { LoadSDNode *LD = cast<LoadSDNode>(Op); - MVT::ValueType VT = LD->getLoadedVT(); + MVT::ValueType VT = LD->getMemoryVT(); KnownZero |= ~MVT::getIntVTBitMask(VT) & DemandedMask; } break; |