aboutsummaryrefslogtreecommitdiff
path: root/src/flash/mflash.h
blob: 04eb99a9bc2b89397a9706af35e7a35bf09a4b00 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
/***************************************************************************
 *   Copyright (C) 2007-2008 by unsik Kim <donari75@gmail.com>             *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, write to the                         *
 *   Free Software Foundation, Inc.,                                       *
 *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
 ***************************************************************************/

#ifndef _MFLASH_H
#define _MFLASH_H

#include "target.h"

typedef unsigned long mg_io_uint32;
typedef unsigned short mg_io_uint16;
typedef unsigned char mg_io_uint8;

typedef struct mflash_gpio_num_s
{
	char port[2];
	signed short num;
} mflash_gpio_num_t;

typedef struct mflash_gpio_drv_s
{
	char *name;
	int (*set_gpio_to_output) (mflash_gpio_num_t gpio);
	int (*set_gpio_output_val) (mflash_gpio_num_t gpio, uint8_t val);
} mflash_gpio_drv_t;

typedef struct _mg_io_type_drv_info {

	mg_io_uint16 general_configuration;				/* 00 */
	mg_io_uint16 number_of_cylinders;				/* 01 */
	mg_io_uint16 reserved1;							/* 02 */
	mg_io_uint16 number_of_heads;					/* 03 */
	mg_io_uint16 unformatted_bytes_per_track;		/* 04 */
	mg_io_uint16 unformatted_bytes_per_sector;		/* 05 */
	mg_io_uint16 sectors_per_track;					/* 06 */
	mg_io_uint16  vendor_unique1[3];				/* 07/08/09 */

	mg_io_uint8  serial_number[20];					/* 10~19 */

	mg_io_uint16 buffer_type;						/* 20 */
	mg_io_uint16 buffer_sector_size;				/* 21 */
	mg_io_uint16 number_of_ecc_bytes;				/* 22 */

	mg_io_uint8  firmware_revision[8];				/* 23~26 */
	mg_io_uint8  model_number[40];					/* 27 */

	mg_io_uint8  maximum_block_transfer;			/* 47 low byte */
	mg_io_uint8  vendor_unique2;					/* 47 high byte */
	mg_io_uint16 dword_io;							/* 48 */

	mg_io_uint16 capabilities;						/* 49 */
	mg_io_uint16 reserved2;							/* 50 */

	mg_io_uint8  vendor_unique3;					/* 51 low byte */
	mg_io_uint8  pio_cycle_timing_mode;				/* 51 high byte */
	mg_io_uint8  vendor_unique4;					/* 52 low byte */
	mg_io_uint8  dma_cycle_timing_mode;				/* 52 high byte */
	mg_io_uint16 translation_fields_valid;			/* 53 (low bit) */
	mg_io_uint16 number_of_current_cylinders;		/* 54 */
	mg_io_uint16 number_of_current_heads;			/* 55 */
	mg_io_uint16 current_sectors_per_track;			/* 56 */
	mg_io_uint16 current_sector_capacity_lo;		/* 57 & 58 */
	mg_io_uint16 current_sector_capacity_hi;		/* 57 & 58 */
	mg_io_uint8  multi_sector_count;				/* 59 low */
	mg_io_uint8  multi_sector_setting_valid;		/* 59 high (low bit) */

	mg_io_uint16 total_user_addressable_sectors_lo;	/* 60 & 61 */
	mg_io_uint16 total_user_addressable_sectors_hi;	/* 60 & 61 */

	mg_io_uint8  single_dma_modes_supported;		/* 62 low byte */
	mg_io_uint8  single_dma_transfer_active;		/* 62 high byte */
	mg_io_uint8  multi_dma_modes_supported;			/* 63 low byte */
	mg_io_uint8  multi_dma_transfer_active;			/* 63 high byte */
	mg_io_uint16 adv_pio_mode;
	mg_io_uint16 min_dma_cyc;
	mg_io_uint16 recommend_dma_cyc;
	mg_io_uint16 min_pio_cyc_no_iordy;
	mg_io_uint16 min_pio_cyc_with_iordy;
	mg_io_uint8  reserved3[22];
	mg_io_uint16 major_ver_num;
	mg_io_uint16 minor_ver_num;
	mg_io_uint16 feature_cmd_set_suprt0;
	mg_io_uint16 feature_cmd_set_suprt1;
	mg_io_uint16 feature_cmd_set_suprt2;
	mg_io_uint16 feature_cmd_set_en0;
	mg_io_uint16 feature_cmd_set_en1;
	mg_io_uint16 feature_cmd_set_en2;
	mg_io_uint16 reserved4;
	mg_io_uint16 req_time_for_security_er_done;
	mg_io_uint16 req_time_for_enhan_security_er_done;
	mg_io_uint16 adv_pwr_mgm_lvl_val;
	mg_io_uint16 reserved5;
	mg_io_uint16 re_of_hw_rst;
	mg_io_uint8  reserved6[68];
	mg_io_uint16 security_stas;
	mg_io_uint8  vendor_uniq_bytes[62];
	mg_io_uint16 cfa_pwr_mode;
	mg_io_uint8  reserved7[186];

	mg_io_uint16 scts_per_secure_data_unit;
	mg_io_uint16 integrity_word;

} mg_io_type_drv_info;

typedef struct _mg_pll_t
{
	unsigned int   lock_cyc;
	unsigned short feedback_div;	/* 9bit divider */
	unsigned char  input_div;	/* 5bit divider */
	unsigned char  output_div;	/* 2bit divider */
} mg_pll_t;

typedef struct mg_drv_info_s {
	mg_io_type_drv_info drv_id;
	uint32_t tot_sects;
} mg_drv_info_t;

typedef struct mflash_bank_s
{
	uint32_t base;

	mflash_gpio_num_t rst_pin;

	mflash_gpio_drv_t *gpio_drv;
	target_t *target;
	mg_drv_info_t *drv_info;
} mflash_bank_t;

extern int mflash_register_commands(struct command_context_s *cmd_ctx);
extern int mflash_init_drivers(struct command_context_s *cmd_ctx);

#define MG_MFLASH_SECTOR_SIZE		(0x200)		/* 512Bytes = 2^9 */
#define MG_MFLASH_SECTOR_SIZE_MASK	(0x200-1)
#define MG_MFLASH_SECTOR_SIZE_SHIFT	(9)

#define MG_BUFFER_OFFSET	0x8000
#define MG_REG_OFFSET		0xC000
#define MG_REG_FEATURE		0x2		/* write case */
#define MG_REG_ERROR		0x2		/* read case */
#define MG_REG_SECT_CNT		0x4
#define MG_REG_SECT_NUM		0x6
#define MG_REG_CYL_LOW		0x8
#define MG_REG_CYL_HIGH		0xA
#define MG_REG_DRV_HEAD		0xC
#define MG_REG_COMMAND		0xE		/* write case */
#define MG_REG_STATUS		0xE		/* read  case */
#define MG_REG_DRV_CTRL		0x10
#define MG_REG_BURST_CTRL	0x12

#define MG_OEM_DISK_WAIT_TIME_LONG		15000	/* msec */
#define MG_OEM_DISK_WAIT_TIME_NORMAL	3000	/* msec */
#define MG_OEM_DISK_WAIT_TIME_SHORT		1000	/* msec */

#define MG_PLL_CLK_OUT 66000000.0 /* 66Mhz */
#define MG_PLL_MAX_FEEDBACKDIV_VAL 512
#define MG_PLL_MAX_INPUTDIV_VAL 32
#define MG_PLL_MAX_OUTPUTDIV_VAL 4

#define MG_PLL_STD_INPUTCLK 12000000.0 /* 12Mhz */
#define MG_PLL_STD_LOCKCYCLE 10000

#define MG_UNLOCK_OTP_AREA 0xFF

#define MG_FILEIO_CHUNK 1048576

#define ERROR_MG_IO (-1600)
#define ERROR_MG_TIMEOUT (-1601)
#define ERROR_MG_INVALID_PLL (-1603)
#define ERROR_MG_INTERFACE (-1604)
#define ERROR_MG_INVALID_OSC (-1605)
#define ERROR_MG_UNSUPPORTED_SOC (-1606)

typedef enum _mg_io_type_wait{

	mg_io_wait_bsy       = 1,
	mg_io_wait_not_bsy   = 2,
	mg_io_wait_rdy       = 3,
	mg_io_wait_drq       = 4,	/* wait for data request */
	mg_io_wait_drq_noerr = 5,	/* wait for DRQ but ignore the error status bit */
	mg_io_wait_rdy_noerr = 6	/* wait for ready, but ignore error status bit */

} mg_io_type_wait;

/*= "Status Register" bit masks. */
typedef enum _mg_io_type_rbit_status{

	mg_io_rbit_status_error            = 0x01, /* error bit in status register */
	mg_io_rbit_status_corrected_error  = 0x04, /* corrected error in status register */
	mg_io_rbit_status_data_req         = 0x08, /* data request bit in status register */
	mg_io_rbit_status_seek_done        = 0x10, /* DSC - Drive Seek Complete */
	mg_io_rbit_status_write_fault      = 0x20, /* DWF - Drive Write Fault */
	mg_io_rbit_status_ready            = 0x40,
	mg_io_rbit_status_busy             = 0x80

} mg_io_type_rbit_status;

/*= "Error Register" bit masks. */
typedef enum _mg_io_type_rbit_error{

	mg_io_rbit_err_general          = 0x01,
	mg_io_rbit_err_aborted          = 0x04,
	mg_io_rbit_err_bad_sect_num     = 0x10,
	mg_io_rbit_err_uncorrectable    = 0x40,
	mg_io_rbit_err_bad_block        = 0x80

} mg_io_type_rbit_error;

/* = "Device Control Register" bit. */
typedef enum _mg_io_type_rbit_devc{

	mg_io_rbit_devc_intr      = 0x02,	/* interrupt enable bit (1:disable, 0:enable) */
	mg_io_rbit_devc_srst      = 0x04	/* softwrae reset bit (1:assert, 0:de-assert) */

} mg_io_type_rbit_devc;

/* "Drive Select/Head Register" values. */
typedef enum _mg_io_type_rval_dev{

	mg_io_rval_dev_must_be_on      =   0x80, /* These 1 bits are always on */
	mg_io_rval_dev_drv_master      =  (0x00 | mg_io_rval_dev_must_be_on), /* Master */
	mg_io_rval_dev_drv_slave0      =  (0x10 | mg_io_rval_dev_must_be_on), /* Slave0 */
	mg_io_rval_dev_drv_slave1      =  (0x20 | mg_io_rval_dev_must_be_on), /* Slave1 */
	mg_io_rval_dev_drv_slave2      =  (0x30 | mg_io_rval_dev_must_be_on), /* Slave2 */
	mg_io_rval_dev_lba_mode        =  (0x40 | mg_io_rval_dev_must_be_on)

} mg_io_type_rval_dev;

typedef enum _mg_io_type_cmd
{
	mg_io_cmd_read             =0x20,
	mg_io_cmd_write            =0x30,

	mg_io_cmd_setmul           =0xC6,
	mg_io_cmd_readmul          =0xC4,
	mg_io_cmd_writemul         =0xC5,

	mg_io_cmd_idle             =0x97, /* 0xE3 */
	mg_io_cmd_idle_immediate   =0x95, /* 0xE1 */

	mg_io_cmd_setsleep         =0x99, /* 0xE6 */
	mg_io_cmd_stdby            =0x96, /* 0xE2 */
	mg_io_cmd_stdby_immediate  =0x94, /* 0xE0 */

	mg_io_cmd_identify         =0xEC,
	mg_io_cmd_set_feature      =0xEF,

	mg_io_cmd_confirm_write    =0x3C,
	mg_io_cmd_confirm_read     =0x40,
	mg_io_cmd_wakeup           =0xC3

} mg_io_type_cmd;

typedef enum _mg_feature_id
{
	mg_feature_id_transmode = 0x3
} mg_feature_id;

typedef enum _mg_feature_val
{
	mg_feature_val_trans_default = 0x0,
	mg_feature_val_trans_vcmd = 0x3,
	mg_feature_val_trand_vcmds = 0x2
} mg_feature_val;

typedef enum _mg_vcmd
{
	mg_vcmd_update_xipinfo = 0xFA, /* FWPATCH commmand through IOM I/O */
	mg_vcmd_verify_fwpatch = 0xFB, /* FWPATCH commmand through IOM I/O */
	mg_vcmd_update_stgdrvinfo = 0xFC, /* IOM identificatin info program command */
	mg_vcmd_prep_fwpatch = 0xFD, /* FWPATCH commmand through IOM I/O */
	mg_vcmd_exe_fwpatch = 0xFE, /* FWPATCH commmand through IOM I/O */
	mg_vcmd_wr_pll = 0x8B,
	mg_vcmd_purge_nand = 0x8C, /* Only for  Seagle */
	mg_vcmd_lock_otp = 0x8D,
	mg_vcmd_rd_otp = 0x8E,
	mg_vcmd_wr_otp = 0x8F
} mg_vcmd;

typedef enum _mg_opmode
{
	mg_op_mode_xip = 1, /* TRUE XIP */
	mg_op_mode_snd = 2, /* BOOT+Storage */
	mg_op_mode_stg = 0  /* Only Storage */
} mg_opmode;

#endif