aboutsummaryrefslogtreecommitdiff
path: root/tcl
AgeCommit message (Collapse)Author
2016-02-29flash: New Spansion FM4 flash driverAndreas Färber
The Spansion FM4 family of microcontrollers does not offer a way to identify the chip model nor the flash size, except for Dual Flash vs. regular layout. Therefore the family is passed as argument and wildcard-matched - MB9BFx6x and S6E2CC families are supported. Iterations showed that ... 1) Just doing the flash command sequence from SRAM loader code for each half-word took 20 minutes for an 8 KB block. 2) Doing the busy-wait in the loader merely reduced the time to 19 minutes. 3) Significant performance gains were achieved by looping in loader code rather than in OpenOCD and by maximizing the batch size across sectors, getting us down to ~2 seconds for 8 KB and ~2.5 minutes for 1.1 MB. (Tested with SK-FM4-176L-S6E2CC-ETH v11, CMSIS-DAP v23.) gcc, objcopy -Obinary and bin2char.sh are used for automating the integration of hand-written assembler snippets. Change-Id: I092c81074662534f50b71b91d54eb8e0098fec76 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/2190 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2016-02-29tcl/target/stm32f4: fix: reduce adapter speed before resetAlexander Kurz
The reset-init hook for this target speeds up the CPU clock and JTAG adapter speed. When the target is reset running with high adapter speed, a series of warnings "DAP transaction stalled (WAIT) - slowing down" will be generated since the adapter speed is not reduced to fit the slower CPU speed. Fix: reduction of the adapter speed before a reset is performed. Change-Id: Iabfc8e3f70311e0e71c8eed09b8a37fcbed9c58d Signed-off-by: Alexander Kurz <akurz@blala.de> Reviewed-on: http://openocd.zylin.com/3365 Tested-by: jenkins Reviewed-by: Uwe Bonnes <bon@elektron.ikp.physik.tu-darmstadt.de> Reviewed-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
2016-02-14Add board config for ST NUCLEO L476RG boardFreddie Chopin
The file was contributed by Sébastien Lorquet. Change-Id: I118f5b16181488b9e3327891e6130b908419f1c4 Signed-off-by: Freddie Chopin <freddie.chopin@gmail.com> Reviewed-on: http://openocd.zylin.com/3214 Tested-by: jenkins Reviewed-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
2016-02-13add Digilent HS2 supportAndrew Kohlsmith
Change-Id: If506c33f22d95f4c47f30c4348d461197c976fdd Signed-off-by: Paul Fertser <fercerpav@gmail.com> Reviewed-on: http://openocd.zylin.com/3160 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2016-02-13quark: add Intel Quark mcu D2000 supportIvan De Cesaris
Add support for the Intel Quark mcu D2000 using the new quark_d2xx target. Changes to the lakemont part are needed for the D2000 core and backwards compatible with the X1000 one. Change-Id: I6e1ef5a5d116344942f08e413965abd3945235fa Signed-off-by: Ivan De Cesaris <ivan.de.cesaris@intel.com> Reviewed-on: http://openocd.zylin.com/3199 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2016-02-03tcl: Support for the miniSpartan6+ board.Tim 'mithro' Ansell
* https://www.scarabhardware.com/minispartan6/ * https://github.com/scarabhardware/miniSpartan6-plus/raw/master/miniSpartan6%2B_Rev_B.pdf The miniSpartan6+ board is wired identically to the Pipistrello device but sadly doesn't have a custom device description. Change-Id: I07fd57b1ec87d72edf68860684928a3781e2f08a Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com> Reviewed-on: http://openocd.zylin.com/3117 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2016-02-03tlc/board: Add ATMEL SAM E70 Xplained configManuel Limones
atmel_same70_xplained config using on board embedded debuger Change-Id: I650ec538b42653662bc273e9f3581a6eda95cd39 Signed-off-by: Manuel Limones <limonesu.me@gmail.com> Reviewed-on: http://openocd.zylin.com/3208 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
2016-01-29flash/nor/niietcm4: minor fixesBogdan Kolbov
niietcm4_write() buffer padding: add correct buffer padding for 16 bytes. Args check in FLASH_BANK_COMMAND_HANDLER(): first version of the driver had 7 args, current - 6. This patch will fix error when flash is rejected (current k1921vk01t.cfg has flash bank init with 6 args). Timeouts in flash flag checking procedure: increase timeouts in niietcm4_opstatus_check() and niietcm4_uopstatus_check() cause there were problems in some hardware configurations. JTAG ID: wrong id in k1921vk01t.cfg replaced with right one. Signed-off-by: Bogdan Kolbov <kolbov@niiet.ru> Change-Id: I84296ba3eb4eeda4d4a68b18c94666f1269a500f Reviewed-on: http://openocd.zylin.com/3171 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2016-01-22am437x: always use highest possible JTAG clock.Matthias Welwarsky
With DAP WAIT support, it's no longer necessary to start with slow JTAG clock. Change-Id: I2cb62c44752b27e6854637e8073e9f9501f5a660 Signed-off-by: Matthias Welwarsky <matthias@welwarsky.de> Reviewed-on: http://openocd.zylin.com/3190 Tested-by: jenkins Reviewed-by: Felipe Balbi <balbi@ti.com> Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2015-12-29tcl/fpga: add config file for Altera EP3C10 FPGA (Cyclone III family)Antony Pavlov
Change-Id: I4de5156b3c43f548305f8b9a3943a727fa6f0dbe Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com> Reviewed-on: http://openocd.zylin.com/2889 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2015-12-29AM335x: allow simultaneous debugging of A8 and M3 coresMatthias Welwarsky
This patch fixes the tap order so that it matches the actual jtag chain when all taps are enabled. It also introduces a variable DEFAULT_TAPS that can be set outside of this script, e.g. on the command line, to specify which taps are to be enabled on init. Lastly, a new debug target "am335x.m3" is added so that the Wakeup-M3 can be selected for debugging. Change-Id: Iccf177fda8d5e3737b1b2bb8fd1eaa7d3262ed9f Signed-off-by: Matthias Welwarsky <matthias@welwarsky.de> Reviewed-on: http://openocd.zylin.com/3013 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2015-12-29tcl/board: Add Renesas DK-S7G2 configAndreas Färber
Tested with "J-Link OB RX621-ARM-SWD V1 compiled Nov 4 2014 10:47:22". Change-Id: Ib64c0be407f99df57f058a4498556fd5ab7e9112 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3170 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2015-12-29tcl/target: Add Renesas S7G2 configAndreas Färber
Tested with Renesas DK-S7G2M v3.0 board. Change-Id: Ia6acaf70271ed4eb7bc4e921552cbd2ff83f6acb Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3169 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2015-12-29tcl/board: Add Infineon XMC4700 Relax Kit Series configAndreas Färber
Tested with Relax Kit for 5V Shields: J-Link Lite-XMC4200 Rev.1 compiled Oct 14 2015 10:14:50 and with Relax Lite Kit: J-Link Lite-XMC4200 Rev.1 compiled Oct 14 2015 10:14:50 Derived from xmc4800-relax.cfg. Change-Id: I4e10fb6ed1f85168634d3b5259d3041ffc6b74d8 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3130 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2015-12-18tcl/board: Add Infineon XMC4800 Relax EtherCAT Kit configAndreas Färber
Tested with "J-Link Lite-XMC4200 Rev.1 compiled Oct 14 2015 10:14:50". Derived from xmc4500-relax.cfg. Change-Id: Ia1edf5cb95088ccd34e3b90570d727bbb401cbf5 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3129 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2015-11-26niietcm4: support for NIIET's Cortex-M4 microcontrollersBogdan Kolbov
This adds docs, example config, flash driver. Driver is only supports K1921VK01T model for now. Change-Id: I135259bb055dd2df1a17de99f066e2b24eae1b0f Signed-off-by: Bogdan Kolbov <kolbov@niiet.ru> Reviewed-on: http://openocd.zylin.com/3011 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-20tcl/target: Add Nordic nRF52 configAndreas Färber
Base config without flash support for now. Change-Id: I96a5b6ad35e00dc706177ea9dbdffc384ae7f62b Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3110 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2015-11-20tcl/board: Remove pflash.0 bank from twr-k60n512.cfgJonathan Larmour
The pflash.0 bank should not be present as it overlaps with the flash bank created by target/kx.cfg, triggering an error. This is also in line with the existing twr-k60f120m.cfg. Change-Id: I5f620e01319d967f12e029fb6865ccdd031713b3 Signed-off-by: Jonathan Larmour <jifl@eCosCentric.com> Reviewed-on: http://openocd.zylin.com/3108 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
2015-11-20at91samd: handle reset run/halt in DSUTomas Vanek
Atmel introduced a "Device Service Unit" (DSU) that holds the CPU in reset if TCK is low when srst (RESET_N) is deasserted. Function is similar to SMAP in ATSAM4L, see http://openocd.zylin.com/2604 Atmel's EDBG adapter handles DSU reset correctly without this change. An ordinary SWD adapter leaves TCK in its default state, low. So without this change any use of sysresetreq or srst locks the chip in reset state until power is cycled. A new function dsu_reset_deassert is called as reset-deassert-post event handler. It optionally prepares reset vector catch and DSU reset is released then. Additionally SWD clock comment is fixed in at91samdXX.cfg and clock is lowered a bit to ensure a margin for RC oscillator frequency deviation. adapter_nsrst_delay 100 is commented out because is no more necessary after http://openocd.zylin.com/2601 Change-Id: I42e99b1b245f766616c0a0d939f60612c29bd16c Signed-off-by: Tomas Vanek <vanekt@fbl.cz> Reviewed-on: http://openocd.zylin.com/2778 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2015-11-16tcl/interface/ftdi: add 100ask's OpenJTAG configPaul Fertser
Schematics provided by Matthias Bock. Change-Id: I3d00453fece3b4df58a53bee21fff646a8b71a34 Signed-off-by: Paul Fertser <fercerpav@gmail.com> Reviewed-on: http://openocd.zylin.com/2718 Tested-by: jenkins
2015-11-13board: ti_am437x_idk: default to 1000kHzFelipe Balbi
16000kHz is only safe after PLLs have been locked properly. Until that's done (with reset init), we can only safely run at 1000kHz. Change-Id: I4e0a17e88aa9919cd6c34d44da68e23115c0d3a3 Signed-off-by: Felipe Balbi <balbi@ti.com> Reviewed-on: http://openocd.zylin.com/3015 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-13topic: Interface config file for FTDI UM232H moduleRagnar Sundblad
Added interface config file for the FTDI FT232H based UM232H module. This should work with UM232H-B too, an even cheaper module, but that has not been tested. Change-Id: Ifc312d6741da0b7862fe07d854023190d7afe251 Signed-off-by: Ragnar Sundblad <raggesu@gmail.com> Reviewed-on: http://openocd.zylin.com/3031 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-12stm32l4: Add cpu and stm32l4discovery board configuration.Uwe Bonnes
Change-Id: I20d3fcee04516eb3b9bb22933e7e366eed0c0b2e Signed-off-by: Karl Palsson <karlp@tweak.net.au> Signed-off-by: Uwe Bonnes <bon@elektron.ikp.physik.tu-darmstadt.de> Reviewed-on: http://openocd.zylin.com/2942 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-12tcl: Add default hooks for STM32F0xUwe Bonnes
Keep clocks running in low power modes. Stop watchdogs from interfering with the debug session. Set up PLL and increase clock at reset init. Change-Id: I232d769d893d54e4ea9411c46c56b19587b69919 Signed-off-by: Uwe Bonnes <bon@elektron.ikp.physik.tu-darmstadt.de> Reviewed-on: http://openocd.zylin.com/2707 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-12tcl: Add default hooks for STM32F4xUwe Bonnes
Set up PLL and increase clock at reset init. Change-Id: I611bc6fb7c0c5afd8ed3f4ad8e64f3c7b981d31c Signed-off-by: Uwe Bonnes <bon@elektron.ikp.physik.tu-darmstadt.de> Reviewed-on: http://openocd.zylin.com/2609 Tested-by: jenkins Reviewed-by: Rémi PRUD'HOMME <prudhomme.remi@gmail.com> Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-12stm32xxx.cfg: Only touch IWDG and WWDG in DBGMCU_APB1_FZ.Uwe Bonnes
Change-Id: Ie0298c8e73bebeccc9346534d63aab4cae49e4f7 Signed-off-by: Uwe Bonnes <bon@elektron.ikp.physik.tu-darmstadt.de> Reviewed-on: http://openocd.zylin.com/3104 Tested-by: jenkins Reviewed-by: Andreas Färber <afaerber@suse.de> Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-12Add config files for STM32F7-DISCO and STM327[4|5]6G-EVAL.Rémi PRUD’HOMME
Change-Id: I0803939f0ab1de97e544ca0f1257daac11fb50de Signed-off-by: Rémi PRUD'HOMME <prudhomme.remi@gmail.com> Signed-off-by: Uwe Bonnes <bon@elektron.ikp.physik.tu-darmstadt.de> Reviewed-on: http://openocd.zylin.com/2754 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-11flash: New driver for XMC4xxx microcontroller familyJeff Ciesielski
This is a complete flash driver for the Infineon XMC4xxx family of microcontrollers, based on the TMS570 driver by Andrey Yurovsky. The driver attempts to discover the particular variant of MCU via a combination of the SCU register (to determine if this is indeed an XMC4xxx part) and the FLASH0_ID register (to determine the variant). If this fails, the driver will not load. The driver has been added to the README and documentation. Tests: * Hardware: XMC4500 (XMC4500_relax), XMC4200 (XMC4200 enterprise) * SWD + JTAG * Binary: 144k, 1M Note: * Flash protect only partly tested. These parts only allow the flash protection registers (UCB) to be written 4 times total, and my devkits have run out of uses (more on the way) Future Work: * User 1/2(permalock) locking support via custom command * In-memory flash loader bootstrap (flashing is rather slow...) Change-Id: I1d3345d5255d8de8dc4175cf987eb4a037a8cf7f Signed-off-by: Jeff Ciesielski <jeffciesielski@gmail.com> Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/2488 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2015-11-10flash: driver for Atmel SAMV, SAMS, and SAMEMorgan Quigley
This is a driver for the Atmel Cortex-M7 SAMV, SAMS, and SAME. I started with the at91sam4.c driver and then restructured it significantly to try to simplify it and limit the functionality to just a flash driver, as well as to comply with the style guide. Change-Id: I5340bf61f067265b8ebabd3adad45be45324b707 Signed-off-by: Morgan Quigley <morgan@osrfoundation.org> Reviewed-on: http://openocd.zylin.com/2952 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
2015-11-10tcl/board: add Atmel SAM V71 Xplained UltraMorgan Quigley
Tested with cmsis-dap using the EDBG chip on the board. Change-Id: I3d398685c81e4701a9f6c1a66e60f7a87f839daa Signed-off-by: Morgan Quigley <morgan@osrfoundation.org> Reviewed-on: http://openocd.zylin.com/3092 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2015-11-10tcl/target: add config for Atmel SAMV / SAMS / SAMEMorgan Quigley
Change-Id: Ia90a533fe3d07f9a67ce2da815146c612d80dd1b Signed-off-by: Morgan Quigley <morgan@osrfoundation.org> Reviewed-on: http://openocd.zylin.com/3091 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
2015-11-05tcl/target: Add configuration for NXP LPC4370 processorJim Norris
New configuration for NXP LPC4370 which consists of a Cortex-M4 and two Cortex-M0 cores. Change-Id: I9918e3ff33218a14a99e4bbab9dce2e7b45b4d96 Signed-off-by: Jim Norris <u17263@att.net> Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/2124 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-05tcl/board: Add LPC-Link2 configAndreas Färber
Tested with Olimex ARM-USB-TINY-H adapter (both JTAG and SWD). Change-Id: Idc8a030e9692eec761d1e2485cbf9897660c0ca0 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3082 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com> Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-04Revert "board: don't hardcode interface for ti_beaglebone"Matthias Welwarsky
This reverts commit 7d7a43fd36a61e55e087a474fe41e3dae6375453. The change concerns the "Black" variant of the TI BeagleBone, while the configuration file is for the original BeagleBone board, which actually embeds a debug interface on the PCB. Change-Id: I2232af210deb698f8b3c0a547f26cd0a0a8f89d0 Signed-off-by: Matthias Welwarsky <matthias@welwarsky.de> Reviewed-on: http://openocd.zylin.com/3094 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-03tcl/target|board: add config Atheros ar2315Oleksij Rempel
Add configs for Atheros ar2313 MIPS based WiSoC and board based on this chip: La Fonera FON2200 Change-Id: Ibfdbfc9c2beca6cf436c9ee5e493b08bfb55ac85 Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Reviewed-on: http://openocd.zylin.com/2839 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2015-11-03tcl/target|board: add config Atheros ar2313Oleksij Rempel
Add configs for Atheros ar2313 MIPS based WiSoC and board based on this chip: Netgear WP102 Change-Id: Id93957b5d5851a272f15be35f9f448a9ce6d8a08 Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Reviewed-on: http://openocd.zylin.com/2835 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2015-11-03lpc4350_spifi_generic: Clean up work area sizeAndreas Färber
Since 2cbbe9a it was actually decreasing the configured work area size. We could now do "set WORKAREASIZE 0x2000" before sourcing lpc4350.cfg, but there seems no point in doing so. Simply drop the configuration here. Change-Id: I25b9dbbc007ba652b66099832198b7c329929858 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3086 Tested-by: jenkins Reviewed-by: Karl Palsson <karlp@tweak.net.au> Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2015-11-03lpc8xx: Allow CHIPNAME overrideAndreas Färber
Default to lpc8xx as before, but allow setting the actual CHIPNAME. Change-Id: I5a48fa75c640440a0d4c3f2858653e94bed846d2 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3084 Tested-by: jenkins Reviewed-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
2015-11-03tcl: add STM32F469 discovery board configMaxime Coquelin
Change-Id: Iad7ee06330b3259ea0ce0d174dfdade6785913eb Signed-off-by: Maxime Coquelin <mcoquelin.stm32@gmail.com> Reviewed-on: http://openocd.zylin.com/3043 Tested-by: jenkins Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com> Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-11-03board: don't hardcode interface for ti_beagleboneMatthias Welwarsky
Board files should not select the interface. The BeagleBone Black is not limited to just one JTAG interface. Change-Id: I71ccc3dd9e2ca331a436701fab04e548b0abf829 Signed-off-by: Matthias Welwarsky <matthias@welwarsky.de> Reviewed-on: http://openocd.zylin.com/3083 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-10-30tcl/board: Add Diolan LPC4357-DB1 configAndreas Färber
Adapted from diolan_lpc4350-db1.cfg. Both boards are identical except for the SoC, so keep them in sync. Change-Id: If892d8e953b0e3a9209a95b3b23a547357c10b7a Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3038 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-10-30tcl/target: Add LPC4357 configAndreas Färber
Reuse the flashless LPC4350 as base and amend it as necessary. The LPC43x7 have 2x 512 KB of flash. Change-Id: Ia7ffbc7101023479971984b839f171ed4be6b089 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3037 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-10-30tcl/board: Add Spansion SK-FM4-U120-9B560 configAndreas Färber
Change-Id: I01464b2a999890d50b95d0fb98ff46d8a04a2c57 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3009 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-10-30fm4: Add JTAG supportAndreas Färber
Add support for the JTAG TAPID found on SK-FM4-U120-9B560-MEM V1.1.0 board. Change-Id: Idbfe28927e0c549f0c89c29904d23971281927c9 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3039 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-10-30tcl/target: Prepare FM4 MB9BFxxx familyAndreas Färber
It is found on the SK-FM4-U120-9B560-MEM V1.1.0 among others. Change-Id: I4c708c9391e954cbbc8d0860a2a2dbd264aea865 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3008 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-10-30fm4: Split out S6E2CC family configAndreas Färber
Its memory layout is different from MB9BFxxx. Change-Id: I39c9f9cf582cd182971a9f83bb88c7a18da6cf15 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3007 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-10-30tcl/board: Add Arndale configAndreas Färber
Tested with Olimex ARM-USB-OCD-H adapter. Change-Id: I1bf68176f9c155f8803df5a10a7fbe03116c6309 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3081 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-10-30tcl/target: Add Exynos5250 configAndreas Färber
Change-Id: Ia673d3f16b2238d5af8fbeff2d57c6cf27dcffb1 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3080 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
2015-10-30tcl/board: Add config for XMOS xCORE-XA Core Module ARM debuggingAndreas Färber
The xCORE-XA Core Module board has an XS1-XAU8A-10 SoC with 8 xCORE cores and one ARM core. This config is for the ARM Cortex-M3, via J-Link OB. Tested with "J-Link OB-STM32F103 V1 compiled Feb 5 2014 13:48:52". Change-Id: Id7fadf8f323b45d5cfc0cae1054bd7b916771d6a Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/2763 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-by: Paul Fertser <fercerpav@gmail.com>
2015-10-30tcl/target: Add config for XMOS XS1-XAU8A-10's ARM coreAndreas Färber
The XS1-XAU8A-10 has 8 xCORE cores and one ARM core. This config represents the ARM Cortex-M3 core, which is apparently Silicon Labs EFM32 Giant Gecko IP. Change-Id: I998360f096c759d2e274d96c1ca2e0450ba61146 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/2762 Tested-by: jenkins Reviewed-by: Oleksij Rempel Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-by: Paul Fertser <fercerpav@gmail.com>
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-10-16 22:26:36 +0000