aboutsummaryrefslogtreecommitdiff
path: root/src/target
AgeCommit message (Collapse)Author
2011-04-28cortex_a : smp supportMichel Jaouen
Conflicts: src/target/cortex_a.c
2011-04-28smp : infra for smp minimum supportMichel Jaouen
2011-04-15RTOS Thread awareness support wipBroadcom Corporation (Evan Hunter)
- works on Cortex-M3 with ThreadX and FreeRTOS Compared to original patch a few nits were fixed: - remove stricmp usage - unsigned compare fix - printf formatting fixes - fixed a bug with overrunning a memory buffer allocated with malloc.
2011-04-13Replace byte-access to memory with faster word-accessLuca Ellero
Freescale iMX53 doesn't seem to like unaligned accesses to his memory mapped registers. Anyway this patch makes dump_image/load_image 4X faster for every access through APB. Signed-off-by: Luca Ellero <lroluk@gmail.com>
2011-04-13Add opcodes for load/store registers words immediate post-indexedLuca Ellero
Signed-off-by: Luca Ellero <lroluk@gmail.com>
2011-04-13cortex_a :apb mem read/write working with mmu_onMichel JAOUEN
Conflicts: src/target/cortex_a.c
2011-04-13cortex_a : multiple target on the same dapMichel JAOUEN
2011-04-13cortex_a : use dap ref from armv4_5commonMichel JAOUEN
2011-04-06cortex_a : implement jtag console for cortex_aMichel JAOUEN
2011-04-05Added mips_ejtag_drscan_32_out() for optimization.Drasko DRASKOVIC
2011-04-05Corrected waiting on PrAcc in wait_for_pracc_rw(). Added necessary check ↵Drasko DRASKOVIC
that PrAcc is "1" before FASTDATA access.
2011-04-05Added correct endianess treatment for big endian targets. Now it is possible ↵Drasko DRASKOVIC
to use mips_m4k_write_memory() and mips_m4k_read_memory() to correctly set-up SDRAM, as well as bulk data write, which already handled endianess well. Also added correct endianess manipulation in case of fallback from erroneus bulk write to simple write (to avoid byte swapping two times).
2011-04-01cortex_a: delete dbgbase hack vestigesØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-01cortex_a: fix gaffe in first implementation of -dbgbaseMichel JAOUEN
2011-04-01Merge remote branch 'origin/master' into HEADØyvind Harboe
2011-04-01mips: fix gaffe in previous commitØyvind Harboe
accidentally invoked return jtag_execute_queue() in the middle of a fn. Hmm.... I would have expected gcc or at least lint to catch this. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-01cortex_a: remove broken dbgbase patchup codeØyvind Harboe
the patchup code would get false positives when checking whether a dbgbase had to be corrected. The solution is to have autodetect default, with manual override in scripts. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-01mips: illustrates how to improve performanceØyvind Harboe
Do not require unecessary roundtrips for clocking out data. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-01types: write memory now uses constØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31mips: delete kludgy code that modifies data sent to write_memory()Øyvind Harboe
Could this cause confusion as data sent to write would be flipped and then if the caller subsequently used the data, e.g. a compare mismatch might happen? Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31mips: mips32_pracc_exec error propagation fixesØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31mips: mips_ejtag_get_impcode error propagation addedØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31mips: fix mips_ejtag_set_instr error handlingØyvind Harboe
this fn does not fail, it queues data. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31mips: fix error handling for jtag_execute_queue()Øyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31xscale: fix gaffe in phys writeØyvind Harboe
it would *read* instead of *write* to memory when the MMU was disabled. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31cortex-a: use -dbgbase optionØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31target: add -dbgbase option to target configurationØyvind Harboe
Really a Cortex-A specific option, but there is no system in place to support target specific options currently and there has been no need for such a system until now. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-29bugfix for step <address> mips_m4kAndrew Lyon
The patch below fixes step <address> on mips_m4k. Spencer Oliver <spen@spen-soft.co.uk>: The current code is used on all other arch's - is there a underlying issue with those aswell ?
2011-03-22cortex_a: rename cortex_a8.c/h to cortex_a.c/hØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-22omap4430: tried to add in workaround for broken dbgbase queryØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-22cortex a9: merge cortex a9 and a8 codeØyvind Harboe
better to keep this in a single file. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-20dsp563xx_once: fix warning and potential bugØyvind Harboe
I don't think dsp563xx_once_read_register() would ever be called with len==0, but it would have been broken in that case. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-17target: allow targets to override memory alignmentMathias K
Targets can implement read/write_buffer to handle alignment.
2011-03-17SYS_WRITE0 fixJohn and Tina Peterson
Problem is, trying to print "Hello, world!\n" just prints endless H's, because r1 is never incremented. One way to fix it would be to add a "++" after "r1".
2011-03-17Fix a bunch of typos.Uwe Hermann
Fix a bunch of typos. Most are in code comments, so nothing should break. UNKOWN_COMMAND and CMD_UNKOWN are not used elsewhere, so correcting the spelling should also not break anything.
2011-03-15dsp563xx: fix alignment warningsØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-15dsp563xx: fix bug in x buffer handlingØyvind Harboe
found by inspection. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-02-23cortex_a8: remove dap_ap_sel callsLuca Ellero
add new mem_ap_sel_* functions (as was made for cortex_a9) see commit: 779005f43dc372de937dfd4b445f31d882b98eca Signed-off-by: Luca Ellero <lroluk@gmail.com>
2011-02-21dsp563xx: rudimentary gdb supportMathias K
This patch add rudimentary gdb support. The gdb register list order is corrected. All registers are now 32bit width. Events are send to signalize gdb the current target status. Resume and step function was corrected to consider a modified pc register. Read/write memory now support L memory type, this means a memory with alternating y/x memory words. The memspace variable, used by gdb, is now observed before a default memory access is initiated. Dummy functions for breakpoint and watchpoint are added.
2011-02-17arm_adi_v5: add/move apsel member in struct adiv5_dapLuca Ellero
This patch tries to make some order in "apsel" mess. "dap apsel" command was quite useless (and broken) by itself. With this patch we can use it to select between AHB or APB memory access (previous patch 05ab8bdb813acdcd74afa71d6656c2df816cb230 was somehow broken). - moves member apsel (in struct adiv5_dap) to ap_current - adds apsel member this strange choice is made trying to keep coherence in "dap apsel" command and to keep compatibility with other code (for example cortex_a8). Signed-off-by: Luca Ellero <lroluk@gmail.com>
2011-02-17dsp563xx: minor fixes, code cleanupMathias K
This patch move the dsp563xx_target_create function to the related code block. Also the target examine function was added and the register cache is initialized in a separate function. The missing functionality to invalidate the x memory context on memory writes was also added.
2011-02-17dsp563xx_once: Correct wrong return value on jtag communication errorsMathias K
This patch change the return value on a jtag communication error to TARGET_UNKNOWN because this function should return the current target status and not a error code from the underlying api call. Also the validity of the jtag_status is extended to all static bits in this value.
2011-02-17- remove pipeline context, use once register instead - fix wrong register ↵Mathias K
write in resume and step function - add more conditional branch handling
2011-02-15- add parameter flush to the once api to signalize if the jtag queue need to ↵Mathias K
be flushed after the command
2011-02-15- add bulk memory write function - execute jtag queue at the end of the ↵Mathias K
memory transfer
2011-02-15dsp563xx_once: Correct definition of JTAG_INSTR_CLAMPPhil Fong
I've been working on Rodrigo on adding support to flash Freescale dsp56800e devices and have been looking at the dsp563xx code. I think the define for the JTAG CLAMP instruction in dsp563xx_once.c is incorrect. It should be 0x05 according the Freescale AN2074 (and is also 0x05 in the dsp568xx according to AN1935). It won't actually change anything in OpenOCD since this define is not used anywhere (as far as I can tell).
2011-02-14cortex_a9: move dap_ap_select to arm_avi_v5Luca Ellero
dap_ap_select was used in the code at various points, but that can lead to confusion, without any knowledge of what AP is really selected at some points. Some bugs derive from this (for example md/mw doesn't work well after issueing "dap apsel" command). Moving it to arm_adi_v5.c (using mem_ap_sel* functions instead of mem_ap_*) make the code more clear and more easier to maintain. In the future it should be made "static" to avoid its use outside arm_adi_v5 One further benefit is the various goto has been removed as well Signed-off-by: Luca Ellero <lroluk@gmail.com>
2011-02-14arm_adi_v5: add wrapping transfer functions with selection of apLuca Ellero
Signed-off-by: Luca Ellero <lroluk@gmail.com>
2011-02-14arm_adi_v5: add transfer functions prototypes with selection of apLuca Ellero
Signed-off-by: Luca Ellero <lroluk@gmail.com>
2011-02-14cortex_a9: check if MMU is enabled on APB read/write memoryLuca Ellero
Signed-off-by: Luca Ellero <lroluk@gmail.com>
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-10-21 08:12:50 +0000