aboutsummaryrefslogtreecommitdiff
path: root/src/target
AgeCommit message (Expand)Author
2018-08-01target/cortex_m: fix incorrect commentChristopher Head
2018-08-01target/arm_adi_v5: add command "dpreg"Antonio Borneo
2018-08-01target/riscv: fix compile error with gcc 8.1.1Antonio Borneo
2018-07-31mips_m4k: add optional reset handlerOleksij Rempel
2018-07-27target/cortex_a: fix compile error for uninitialized variablePaul Bartholomew
2018-07-25target/cortex_m: make a variable localChristopher Head
2018-07-24cortex_a: fix virt2phys when mmu is disabledMatthias Welwarsky
2018-07-24Add RISC-V support.Tim Newsome
2018-07-24arm_adi_v5: put SWJ-DP back to JTAG mode at exitAntonio Borneo
2018-07-22armv7a: read ttbcr and ttb0/1 at every entry in debug stateAntonio Borneo
2018-07-20target/aarch64: Call aarch64_init_debug_access() earlier in aarch64_deassert_...Dennis Ostermann
2018-07-19target/armv7m_trace: Use prefix for enumsMarc Schink
2018-07-19target/armv7m_trace: Fix typo in enumMarc Schink
2018-07-18target: Fix segfault for 'mem2array'Marc Schink
2018-07-18Avoid null target->semihosting references.Liviu Ionescu
2018-07-13target/image: make i/j unsigned to avoid ubsan runtime errorCody Schafer
2018-07-13target: armv8: Avoid semihosting segfault on haltAndreas Färber
2018-07-13GDB fileIO stdout supportOmair Javaid
2018-07-13Add ARM v8 AArch64 semihosting supportOmair Javaid
2018-07-09target: fix 'bp' command help messageAntonio Borneo
2018-07-03target/cortex_m: return error if breakpoint address is out of rangeAntonio Borneo
2018-06-22target/arm_adi_v5: keep CSW and TAR cache updatedAntonio Borneo
2018-06-22target/arm_adi_v5: sync CSW and TAR cache on apreg writeAntonio Borneo
2018-06-22mips_m4k.c: Fix build with --disable-target64Liviu Ionescu
2018-06-22target/arm: Add PLD command to ARM disassembler.James Marshall
2018-06-06target/target.c: free semihosting memberLiviu Ionescu
2018-06-05target/cortex_m: constify some variablesChristopher Head
2018-06-04breakpoints: simplify the test to find a breakpointAntonio Borneo
2018-06-04target: fix syntax in help messageAntonio Borneo
2018-06-04target: aarch64: Adding mcr, mrc 32-bit coprocesor read/write supportKamal Dasu
2018-06-04Rework/update ARM semihostingLiviu Ionescu
2018-05-30Fix warnings exposed by GCC8Paul Fertser
2018-04-27arm_dpm: flush both scratch registers (R0 and R1)Philipp Tomsich
2018-04-12target/cortex_m: allow setting the type of a breakpointTomas Vanek
2018-04-10armv8: valgrind memleak fixesMatthias Welwarsky
2018-04-10target armv7m: multi-block erase checkTomas Vanek
2018-04-10target, flash: prepare infrastructure for multi-block blank checkTomas Vanek
2018-04-07target: free target SMP list on shutdownMatthias Welwarsky
2018-04-07target/arm_adi_v5: extend apcsw command to accept arbitrary bitsTomas Vanek
2018-04-07arm_adi_v5: Add ability to ignore the CSYSPWRUPACK bitMatthias Welwarsky
2018-04-04target/cortex_m: avoid dwt comparator overflowCody P Schafer
2018-03-30jtag/core, target: unregister JTAG eventsTomas Vanek
2018-03-30target: fix display halt message logicTomas Vanek
2018-03-30target: restructure dap supportMatthias Welwarsky
2018-03-30arm_cti: add cti command groupMatthias Welwarsky
2018-03-27aarch64: add cpsr bitfields to target descriptionMatthias Welwarsky
2018-03-27tdesc: bitfields may carry a typeMatthias Welwarsky
2018-03-20transport: add transport_is_hla()Tomas Vanek
2018-03-16aarch64: fix debug entry from EL0Matthias Welwarsky
2018-03-15target/target: free what leaked in target_destroy()Tomas Vanek
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-10-21 15:14:44 +0000