aboutsummaryrefslogtreecommitdiff
path: root/src/target
AgeCommit message (Expand)Author
2017-09-15Some hack for MIPS, don't remember the detailsmips-hackDavid Barksdale
2015-12-01cortex_a: fix fast-mode memory readsMatthias Welwarsky
2015-11-30cortex_a: replace cortex_a_check_address functionMatthias Welwarsky
2015-11-30cortex_a: rework mmu manipulationMatthias Welwarsky
2015-11-30cortex_a: force cache and tlb bypass when cpu is in debug stateMatthias Welwarsky
2015-11-30armv7a: fix-up dcache clean and flush functions inner loop patternMatthias Welwarsky
2015-11-30cortex_a: Update instruction cache after setting a soft breakpointMatthias Welwarsky
2015-11-30armv7a: correctly handle invalidation of inner data cachesMatthias Welwarsky
2015-11-30armv7a: fix debug messages regarding cache on/off stateMatthias Welwarsky
2015-11-30armv7a: rework automatic flush-on-write handlingMatthias Welwarsky
2015-11-30armv7a: add d-cache virtual address range flush functionMatthias Welwarsky
2015-11-30armv7a: remove indirection for cache info handlerMatthias Welwarsky
2015-11-30armv7a: fix handling of inner cachesMatthias Welwarsky
2015-11-30armv7a: remove special l2x flush-all and cache-info handlersMatthias Welwarsky
2015-11-30armv7a: rename l2_cache to outer_cacheMatthias Welwarsky
2015-11-30armv7a: remove l1 flush all data handlerOleksij Rempel
2015-11-30add armv7a_cache handlersOleksij Rempel
2015-11-30cortex_a: add cortex_a_[read|write]_memory_ahbOleksij Rempel
2015-11-30cortex_a: add cortex_a_[read|write]_bufferOleksij Rempel
2015-11-30cortex_a: remove cache handlers from cortex_a_write_phys_memoryOleksij Rempel
2015-11-30cortex_a: remove ahb support for phys_memory accessOleksij Rempel
2015-11-27adi_v5: Fix wrong ap valueAlamy Liu
2015-11-13target: cortex_a: add deinit_target handler to free memoryPaul Fertser
2015-11-07target: cortex_a: do not create new register cache every resetPaul Fertser
2015-11-07Cortex A/R : Allow interrupt disable during single-stepEvan Hunter
2015-11-05armv7a: correct calculation of ttbr0_maskMatthias Welwarsky
2015-11-05armv7a: re-read ttb information if ttbcr changesMatthias Welwarsky
2015-11-03helper/fileio: Use size_t for file size.Marc Schink
2015-11-03target: tell which target state is meantOleksij Rempel
2015-11-03cortex_m: dwt_num_comp should be set to zero in cortex_m_dwt_free()Tomas Vanek
2015-10-30quark: updating license to GPLv2+Ivan De Cesaris
2015-10-30Cortex-M: Detect Flash Patch Revision and implement Rev. 2 handling.Uwe Bonnes
2015-09-30ADIv5: Fix typo in log messageEvan Hunter
2015-09-30armv7m: Fix memory leak in register caching.Marc Schink
2015-09-05server: tcl_trace commandAustin Morton
2015-08-06target/testee: manage target->stateRobert Jordens
2015-08-06target: check memory handlers before use for all typesKarl Palsson
2015-05-17server: avoid the tcl server crashing when there is no targetAustin Morton
2015-04-24target/cortex_a: examination should be done every time it's asked forPaul Fertser
2015-04-24target: try to reexamine even when polling failsPaul Fertser
2015-04-16Fix several format specifiers errors exposed by arm-none-eabiPaul Fertser
2015-04-14target/arm_adi_v5, cortex_m: retry ahbap_debugport_init few times in case of ...Paul Fertser
2015-04-14target/cortex_a: emit a clear error message when dbgbase can't be detectedPaul Fertser
2015-04-14jtag/adi_v5_jtag: fix infinite recursion in jtagdp_transaction_endcheck()Paul Fertser
2015-04-14Cortex-A: Don't flush the data/unified cache if MMU is offUwe Kleine-König
2015-04-02target/target.c: fixed rp check bug in asynchronous flash write algorithm.DmitryShpak
2015-03-25target/adi_v5_swd, cortex_m: properly handle more cases requiring reconnectPaul Fertser
2015-03-25drivers/cmsis-dap: port to common SWD frameworkPaul Fertser
2015-03-25armv7m_trace, stlink: provide APIs to capture trace with an adapterPaul Fertser
2015-03-25armv7m: add generic trace support (TPIU, ITM, etc.)Paul Fertser