| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2013-12-14 | topic: Support for the Xilinx BSCAN_* Virtual JTAG in Openrisc | Sergio Chico | |
| This add support to the Xilinx BSCAN_* virtual JTAG interface. This is the Xilinx equivalent of the Altera sld_virtual_jtag interface, it allows a user to connect to the debug unit through the main FPGA JTAG connection. Change-Id: Ia438e910650cff9cbc8f810b719fc1d5de5a8188 Signed-off-by: Sergio Chico <sergio.chico@gmail.com> Reviewed-on: http://openocd.zylin.com/1806 Tested-by: jenkins Reviewed-by: Franck Jullien <franck.jullien@gmail.com> Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk> | |||
 |
index : OpenOCD | |
| Unnamed repository; edit this file 'description' to name the repository. | git repository hosting |
| aboutsummaryrefslogtreecommitdiff |