aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2011-04-28smp : infra for smp minimum supportMichel Jaouen
2011-04-27cfi: leave check on whether target is running to target_write_memory()Øyvind Harboe
there was a check in clearing the status register that called exit() if the target was running. target_write_memory() has such a check and will report the error correctly. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-26add STM32F2 revYSimonQian
2011-04-26remove read of flash_size in STM32F2SimonQian
2011-04-26buspirate: fix building on some OSesDamjan Marion
2011-04-19rtos : compilation error on amd64Michel Jaouen
2011-04-19Fix non cfi x16 nor flash connected to x8 bus. The ids in the table should ↵Alexandre Pereira da Silva
be masked before comparison.
2011-04-19Make the LPC32xx nand driver support up to 5 address cycles. This will only ↵Alexandre Pereira da Silva
work in the SLC driver.
2011-04-19Make the LPC32xx slc nand driver the defaultAlexandre Pereira da Silva
2011-04-19jtag: clarify jtag->init() and jtag->quit() definitionsØyvind Harboe
only set jtag global pointer if jtag->init() succeeds. Less code, more clear what the rules are. Fix nit that error value from init() was not propagated unmodified. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-15RTOS Thread awareness support wipBroadcom Corporation (Evan Hunter)
- works on Cortex-M3 with ThreadX and FreeRTOS Compared to original patch a few nits were fixed: - remove stricmp usage - unsigned compare fix - printf formatting fixes - fixed a bug with overrunning a memory buffer allocated with malloc.
2011-04-14pic32: update pic32mx flash driverSpencer Oliver
Update devices as per the latest programming manual. We now use the full DEVID to identify the target. Previously we used a 8bit id but that has now been changed in the manual. Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
2011-04-13Replace byte-access to memory with faster word-accessLuca Ellero
Freescale iMX53 doesn't seem to like unaligned accesses to his memory mapped registers. Anyway this patch makes dump_image/load_image 4X faster for every access through APB. Signed-off-by: Luca Ellero <lroluk@gmail.com>
2011-04-13Add opcodes for load/store registers words immediate post-indexedLuca Ellero
Signed-off-by: Luca Ellero <lroluk@gmail.com>
2011-04-13Add preliminary support for Freescale iMX53Luca Ellero
Signed-off-by: Luca Ellero <lroluk@gmail.com>
2011-04-13Add the REV A tap id to the LPC3250 configurationAlexandre Pereira da Silva
2011-04-13cortex_a :apb mem read/write working with mmu_onMichel JAOUEN
Conflicts: src/target/cortex_a.c
2011-04-13cortex_a : multiple target on the same dapMichel JAOUEN
2011-04-13cortex_a : use dap ref from armv4_5commonMichel JAOUEN
2011-04-09at91: add at91sam9263 chip register definitionJean-Christophe PLAGNIOL-VILLARD
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
2011-04-09at91: add chip register definition and generic init supportJean-Christophe PLAGNIOL-VILLARD
for - pio - pmc - rstc - wdt - sdramc - smc Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
2011-04-09add at91sam9263-ek supportJean-Christophe PLAGNIOL-VILLARD
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
2011-04-09add at91sam9261-ek supportJean-Christophe PLAGNIOL-VILLARD
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
2011-04-09at91: add at91sam9261 chip register definitionJean-Christophe PLAGNIOL-VILLARD
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
2011-04-09jlink: jlink_debug_buffer use inline function when _DEBUG_USB_COMMS_ not defineJean-Christophe PLAGNIOL-VILLARD
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
2011-04-08Buffering for up to 64 bytes in USB Blaster.Ali Lown
Uses a global buffer. Add self to acknowledgements.
2011-04-08Add support for LED to USB Blaster code.Ali Lown
2011-04-06build: correctly use AC_LANG_PROGRAMSpencer Oliver
With newer versions of autoconf >= 2.68 we receive warnings about the incorrect use of AC_LANG_PROGRAM. This fixes those warnings. Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
2011-04-06cortex_a : implement jtag console for cortex_aMichel JAOUEN
2011-04-05Added mips_ejtag_drscan_32_out() for optimization.Drasko DRASKOVIC
2011-04-05Corrected waiting on PrAcc in wait_for_pracc_rw(). Added necessary check ↵Drasko DRASKOVIC
that PrAcc is "1" before FASTDATA access.
2011-04-05Added correct endianess treatment for big endian targets. Now it is possible ↵Drasko DRASKOVIC
to use mips_m4k_write_memory() and mips_m4k_read_memory() to correctly set-up SDRAM, as well as bulk data write, which already handled endianess well. Also added correct endianess manipulation in case of fallback from erroneus bulk write to simple write (to avoid byte swapping two times).
2011-04-02pandaboard: use new -dbgbase option to workaround broken ROM tableØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-01cortex_a: delete dbgbase hack vestigesØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-01cortex_a: fix gaffe in first implementation of -dbgbaseMichel JAOUEN
2011-04-01Merge remote branch 'origin/master' into HEADØyvind Harboe
2011-04-01mips: fix gaffe in previous commitØyvind Harboe
accidentally invoked return jtag_execute_queue() in the middle of a fn. Hmm.... I would have expected gcc or at least lint to catch this. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-01cortex_a: remove broken dbgbase patchup codeØyvind Harboe
the patchup code would get false positives when checking whether a dbgbase had to be corrected. The solution is to have autodetect default, with manual override in scripts. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-01Added s19 to (fast_)load_image documentation to match the online help.Phil
2011-04-01mips: illustrates how to improve performanceØyvind Harboe
Do not require unecessary roundtrips for clocking out data. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-04-01types: write memory now uses constØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31mips: delete kludgy code that modifies data sent to write_memory()Øyvind Harboe
Could this cause confusion as data sent to write would be flipped and then if the caller subsequently used the data, e.g. a compare mismatch might happen? Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31startup: fix bugs in cleanup upon errors during startupØyvind Harboe
Importantly adapter cleanup will now happen upon startup failure. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31mips: mips32_pracc_exec error propagation fixesØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31mips: mips_ejtag_get_impcode error propagation addedØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31mips: fix mips_ejtag_set_instr error handlingØyvind Harboe
this fn does not fail, it queues data. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31mips: fix error handling for jtag_execute_queue()Øyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31xscale: fix gaffe in phys writeØyvind Harboe
it would *read* instead of *write* to memory when the MMU was disabled. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31cortex-a: use -dbgbase optionØyvind Harboe
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-03-31target: add -dbgbase option to target configurationØyvind Harboe
Really a Cortex-A specific option, but there is no system in place to support target specific options currently and there has been no need for such a system until now. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>