aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2011-10-19Updated fm3.c, added Flash type 2 support, error handling improvedMarc Willam / Holger Wech
Change-Id: I684aca11c4554290d0e57c6d3318d8082980c1ef Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com> Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net> Reviewed-on: http://openocd.zylin.com/10 Tested-by: jenkins Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2011-10-19TMPA900/910 MCUs are always little endian.Uwe Hermann
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Change-Id: I8839f2cf0faf1b5ba9f99901c5ee028b199fabd2 Reviewed-on: http://openocd.zylin.com/35 Tested-by: jenkins Reviewed-by: Peter Stuge <peter@stuge.se>
2011-10-19Toshiba TMPA900 config: Fix incorrect working area.Uwe Hermann
The Toshiba TMPA900 series (TMPA900/901) only has internal RAM regions RAM-0 (16kB) and RAM-1 (8kB) which we can use as working area. This is probably a copy-paste error from tmpa910.cfg, which has the correct values and sizes for the TMPA910 series (TMPA910/911/912/913): there are RAM-0, RAM-1, and RAM-2 (each 16kB). Also, change "built-in RAM" to "internal RAM" to match what the datasheet uses. Change-Id: I993cd6b7fadc28cf34e5cc18426bb2bb42597670 Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Reviewed-on: http://openocd.zylin.com/34 Tested-by: jenkins Reviewed-by: Peter Stuge <peter@stuge.se>
2011-10-18xscale: fix bug in xscale_receive()Matt Reimer
The code in xscale_receive() that tries to skip invalid reads (i.e. reads that don't have the DBG_SR[0] 'valid' bit set) seems to be wrong, as it only looks at the first word's valid flag rather than each word's own valid flag. Am I reading the code correctly? If so, the attached patch should fix it. If this looks correct, I'll generate a proper patch and commit message. Matt Change-Id: I74ebe2ad7a36d340a9dd3b8487578b6ea7f3cf1e Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com> Reviewed-on: http://openocd.zylin.com/32 Tested-by: jenkins Reviewed-by: Øyvind Harboe <oyvindharboe@gmail.com>
2011-10-18luminary: add new targetsSpencer Oliver
update target support from latest SW-DRL 8049 Change-Id: I40aba4d30fe2b79fd955f466c64d99a1dfd63ecf Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/31 Reviewed-by: Øyvind Harboe <oyvindharboe@gmail.com> Tested-by: Øyvind Harboe <oyvindharboe@gmail.com>
2011-10-18luminary: add peripheral reset scriptSpencer Oliver
some luminary device classes require a reset script to emulate a hardware reset. Change-Id: Id505c92451244b48b0238c2130aebab2df8d208b Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/30 Reviewed-by: Øyvind Harboe <oyvindharboe@gmail.com> Tested-by: Øyvind Harboe <oyvindharboe@gmail.com>
2011-10-17AM/DM37x: Use ICEPick warm reset and include halt when gdb connects.Karl Kurbjun
Using the ICEPick reset seems to allow the processor to be halted sooner and the halt on gdb connection makes the connect process more robust. Change-Id: I0586f6e6becc60a729030509ef58907a19d545ec Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/23 Tested-by: Øyvind Harboe <oyvindharboe@gmail.com> Reviewed-by: Øyvind Harboe <oyvindharboe@gmail.com>
2011-10-17ICEPick-C: Add support for warm reset through JTAG controller and provide ↵Karl Kurbjun
finer detail functions. This sets up simple functions that can later be used to provide additional ICEPick Operations. Change-Id: I313b8679267696fad87d23f3692963e513f2fe21 Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/22 Tested-by: Øyvind Harboe <oyvindharboe@gmail.com> Reviewed-by: Øyvind Harboe <oyvindharboe@gmail.com>
2011-10-17Add the SAM3N familly to the chip_details tableAttila Kinali
Change-Id: Ic122d324eacf6e667ed6008ebb84708be944222c Signed-off-by: Attila Kinali <attila@kinali.ch> Reviewed-on: http://openocd.zylin.com/29 Reviewed-by: Øyvind Harboe <oyvindharboe@gmail.com> Tested-by: Øyvind Harboe <oyvindharboe@gmail.com>
2011-10-17target_request: add target_got_message() that can be used to improve DCC ↵Øyvind Harboe
performance API change to allow implementing a back-off algorithm for polling hardware. Change-Id: I6cbe8b4534c8dfeb8442305171ea96b5481c1f17 Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com> Reviewed-on: http://openocd.zylin.com/26 Reviewed-by: Øyvind Harboe <oyvindharboe@gmail.com> Tested-by: Øyvind Harboe <oyvindharboe@gmail.com>
2011-10-17target: DCC / target message backoff algorithmØyvind Harboe
by immediately polling again when we have received a message from the target instead of waiting 100ms, we can hope for much better performance. More than 100x? :-) Change-Id: Ieaf0c6c8b6e5addc482895670ffbf9a743e07a29 Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com> Reviewed-on: http://openocd.zylin.com/27 Reviewed-by: Øyvind Harboe <oyvindharboe@gmail.com> Tested-by: Øyvind Harboe <oyvindharboe@gmail.com>
2011-10-15Add some more detail for setting up Gerrit account.Jim Norris
1) Add a couple more steps when setting up the Gerrit account. Change-Id: I5d81feac4650d4d28653d14cfc0baf14270424c1 Signed-off-by: Jim Norris <u17263@att.net> Reviewed-on: http://openocd.zylin.com/28 Reviewed-by: Peter Stuge <peter@stuge.se> Tested-by: Peter Stuge <peter@stuge.se>
2011-10-14arm-jtag-ew: whitespace cleanupSpencer Oliver
Change-Id: I8861e825f9c84525e0c09c3adaa3fe300640770d Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net> Reviewed-on: http://openocd.zylin.com/21 Tested-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2011-10-14flash: fix lpc2000 driver typoSpencer Oliver
Change-Id: I3a759ed98a27fd186c12355b846d5e97dba86c5b Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk>
2011-10-13Add an interface file for DLP Design DLP-USB1232H.Uwe Hermann
The DLP Design DLP-USB1232H UART/SPI/JTAG module is based on an FTDI FT2232H chip. Among other things, it can used as JTAG programmer if connected to the JTAG target properly. I have successfully wired the module to an Olimex STM32-H103 eval board and flashed a firmware onto that using OpenOCD. The setup details and schematics are documented at: http://randomprojects.org/wiki/DLP-USB1232H_and_OpenOCD_based_JTAG_adapter Change-Id: I5eb9255a61eeece233009bee77d7dc3b5d1afb8b Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Reviewed-on: http://openocd.zylin.com/20 Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk> Tested-by: Spencer Oliver <spen@spen-soft.co.uk>
2011-10-13Add a board file for the Glyn Tonga2.Uwe Hermann
This is a Toshiba TMPA900CMXBG (ARM9) based SO-DIMM CPU module with 64MB DDR SDRAM, 256MB NAND flash, and on-board Ethernet. The board file provides a tonga2_init function which sets up the PLL/clocks and memory (SDRAM and SRAM), which allows writing a boot-loader into RAM via JTAG. Change-Id: I60522b97997bdf50e1f25aebab910d93a98522fb Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Reviewed-on: http://openocd.zylin.com/19 Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk> Tested-by: Spencer Oliver <spen@spen-soft.co.uk>
2011-10-13target: whitespace cleanupSpencer Oliver
Change-Id: I1453f4f3dc0add529da20577e38b8b82d7d00366 Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net> Reviewed-on: http://openocd.zylin.com/18 Reviewed-by: Alex Austin <alex.austin@spectrumdsi.com> Tested-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2011-10-13breakpoint : smp software breakpoint issueMichel Jaouen
Change-Id: Iefe78bad71d4fdb38ae412ab8fe2f6282836c22e Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com> Reviewed-on: http://openocd.zylin.com/14 Tested-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2011-10-12Merge "docs: update HACKING to point to Gerrit"Peter Stuge
2011-10-12docs: update HACKING to point to GerritØyvind Harboe
Change-Id: If79e86c731ac06aaefca1aebde40e7cb3de68e4d Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-10-12docs: update more url'sSpencer Oliver
Change-Id: I476078f32910579fed55777c3b0e6da3ef3363b7 Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
2011-10-12docs: update project url'sSpencer Oliver
Change-Id: I54fc3aff722ed25143aad85e58d19b72fcecbba0 Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
2011-10-11breakpoint : indentationMichel Jaouen
Change-Id: Icdb8f72dbb516cd0dfc612c3d61b6801f6382be6 Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
2011-10-11replace berlios url's with sourceforge url'sSpencer Oliver
Change-Id: I1c9957bb64df87cee7c5e832f21453eb8934a5fb Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
2011-10-11contrib: remove extra lfSpencer Oliver
Change-Id: I6e16010e13ad2ea0cdff99b2e8805c74bcd0eb56 Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
2011-10-09stm32f1x: use async algorithm in flash programming routineAndreas Fritiofson
Let the target algorithm be running in the background and buffer data continuously through a FIFO. This reduces or removes the effect of latency because only a very small number of queue executions needs to be done per buffer fill. Previously, the many repeated target state changes, register accesses (really inefficient) and algorithm uploads caused the flash programming to be latency bound in many cases. Now it should scale better with increased throughput. Signed-off-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
2011-10-09stm32f1x: use register base instead of register offsetAndreas Fritiofson
Access the different flash banks' registers using a bank specific register base and a register specific offset. This is equivalent but feels more natural. Some accesses were discovered that maybe should not be hard coded to bank0 registers. Add a note about that. Signed-off-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
2011-10-09cortex_m3: use armv7m's async algorithm implementationAndreas Fritiofson
Signed-off-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
2011-10-09armv7m: implement async algorithm functionsAndreas Fritiofson
Split armv7m_run_algorithm into two pieces and use them to reimplement it. The arch_info parameter is used to keep context between the two calls, so both calls must refer to the same armv7m_algorithm struct. Ugly but works for a proof-of-concept. Signed-off-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
2011-10-09target: add async algorithm entries to the target typeAndreas Fritiofson
On supported targets, this may be used to start a long running algorithm in the background so the target may be interacted with during execution and later wait for its completion. The most obvious use case is a double buffered flash algorithm that can upload the next block of data while the algorithm is flashing the current. Signed-off-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
2011-10-08arm-jtag-ew: Send GDB keep_alive() messages when logging USB communicationSimon Barner
- Ticket: #35
2011-10-08arm-jtag-ew: FormattingSimon Barner
2011-10-08arm-jtag-ew: In armjtagew_init(), set initial JTAG speed to 32 kHz (before ↵Simon Barner
TAP initialization). This prevents rare communication errors during startup.
2011-10-08arm-jtag-ew: Emit a warning if interface firmware version != 1.6Simon Barner
2011-10-08arm-jtag-ew: Declare interface as `jtag_only'Simon Barner
2011-10-08arm-jtag-ew: Provide armjtagew_speed_div() in order to fix interactive use ↵Simon Barner
of `adapter_khz'
2011-10-08arm-jtag-ew: Fix setting interface speed (2/2)Simon Barner
Interface expects speed in Hz, not kHz - Ticket #34
2011-10-08arm-jtag-ew: Fix setting interface speed (1/2)Simon Barner
CMD_SET_TCK_FREQUENCY message length is 5, not 4 - Ticket: #34
2011-10-08Add udev rules for openmoko neo1973 debug boardEugeniy Meshcheryakov
2011-10-03STM32L: Added flash driver and targetClément Burin des Roziers
Added the flash driver for the STM32L family, which highly differ from the STM32F family. Added the TCL target file for JTAG access.
2011-10-01Verdex: Add support for Gumstix Verdex boards.Ash Charles
Gumstix Verdex is a PXA270-based series of computer-on-modules. This configuration file is based off the voipac.cfg configuration with a different flash memory configuration. This has been tested flyswatter adapter to reflash a Gumstix Verdex XL6P board.
2011-09-30u8500 : config for L2 cacheMichel Jaouen
2011-09-30armv7a ,cortex a : add L1, L2 cache support, va to pa supportMichel Jaouen
2011-09-30jim-nvp is moving from jimtcl to openocdSteve Bennett
The jim-nvp code is specific to openocd, so it belongs in openocd, not in the core jimtcl. Signed-off-by: Steve Bennett <steveb@workware.net.au>
2011-09-30AM/DM37x: add ES1.2 silicon type into accountVladimir Zapolskiy
The missing value for ES1.2 silicon revision is mentioned in sprugn4m.pdf, and the recent TI Beagleboard XM is powered by it, so let support the revision.
2011-09-23add target events, run algorithm and default r/w buffer apiMathias K
Target events are added to get better gdb support. The run algorithm functionality are implemented to support feature fast flash write functionality. The new r/w buffer api is now used to support the special memory address handling. The output of the md command was fixed.
2011-09-23kinetis : fix deadlock on device having hasidcode false.Michel Jaouen
2011-09-17kinetis cpu flash driverMathias K
Initial release of the freescale kinetis cpu flash driver.
2011-09-16contrib: fix udev rules for tty based adaptorsLuca Bruno
Most serial adaptors are identified by udev with SUBSYSTEM=tty and without DEVTYPE. This patch fix udev rules to work with any listed tty-based adaptor. It has been tested with a FTDI-based Bus Pirate. Signed-off-by: Luca Bruno <lucab@debian.org>
2011-09-16kinetis auto mass erase on secured devicesMathias K
This is a proof of concept to get access to the debug port of a secured kinetis cpu. On full flash erase the cpu is automatically secured and the debug port is not accessible. To get this to work the srst line is needed and the necessary configuration should be added to the configuration file.
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-10-18 00:19:20 +0000