aboutsummaryrefslogtreecommitdiff
path: root/src/target/armv7a_cache.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/target/armv7a_cache.c')
-rw-r--r--src/target/armv7a_cache.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/target/armv7a_cache.c b/src/target/armv7a_cache.c
index da617b81..89e85025 100644
--- a/src/target/armv7a_cache.c
+++ b/src/target/armv7a_cache.c
@@ -35,7 +35,7 @@ static int armv7a_l1_d_cache_sanity_check(struct target *target)
/* check that cache data is on at target halt */
if (!armv7a->armv7a_mmu.armv7a_cache.d_u_cache_enabled) {
- LOG_DEBUG("l1 data cache is not enabled");
+ LOG_DEBUG("data cache is not enabled");
return ERROR_TARGET_INVALID;
}
@@ -53,7 +53,7 @@ static int armv7a_l1_i_cache_sanity_check(struct target *target)
/* check that cache data is on at target halt */
if (!armv7a->armv7a_mmu.armv7a_cache.i_cache_enabled) {
- LOG_DEBUG("l1 data cache is not enabled");
+ LOG_DEBUG("instruction cache is not enabled");
return ERROR_TARGET_INVALID;
}