aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorJiri Kastner <cz172638@gmail.com>2017-01-16 16:57:58 +0100
committerPaul Fertser <fercerpav@gmail.com>2018-01-13 09:46:00 +0000
commite9493cc20a0c2160696b24757274ec4ee302ac39 (patch)
treea4f87490693f05a1b6902a42d9221a02d0f2ee8d /src
parente0010c3e6fe09d9d332b279e661858fc449c0645 (diff)
ejtag: added missing instructions.
added missing instructions from latest available ejtag specification (MD00047 v6.1 at time of writting) for trace control, fast data channel and pcsample. Change-Id: I30293951611265ffc2bd896f9d3ca6b310e5cac6 Signed-off-by: Jiri Kastner <cz172638@gmail.com> Reviewed-on: http://openocd.zylin.com/3950 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
Diffstat (limited to 'src')
-rw-r--r--src/target/mips_ejtag.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/target/mips_ejtag.h b/src/target/mips_ejtag.h
index 71f5c1b4..c64e858a 100644
--- a/src/target/mips_ejtag.h
+++ b/src/target/mips_ejtag.h
@@ -36,6 +36,11 @@
#define EJTAG_INST_TCBCONTROLA 0x10
#define EJTAG_INST_TCBCONTROLB 0x11
#define EJTAG_INST_TCBDATA 0x12
+#define EJTAG_INST_TCBCONTROLC 0x13
+#define EJTAG_INST_PCSAMPLE 0x14
+#define EJTAG_INST_TCBCONTROLD 0x15
+#define EJTAG_INST_TCBCONTROLE 0x16
+#define EJTAG_INST_FDC 0x17
#define EJTAG_INST_BYPASS 0xFF
/* microchip PIC32MX specific instructions */