diff options
| author | Øyvind Harboe <oyvind.harboe@zylin.com> | 2011-04-01 21:00:44 +0200 |
|---|---|---|
| committer | Øyvind Harboe <oyvind.harboe@zylin.com> | 2011-04-01 21:00:44 +0200 |
| commit | a1d9f16320d85fe8550e64e450d51e6544dd9e55 (patch) | |
| tree | 1293e1e3f0adc5fe502b3192f00564b7a22dc2be /src/target | |
| parent | 930d70f1a3cc7db19fba2546ba2feea98a91a057 (diff) | |
cortex_a: delete dbgbase hack vestiges
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
Diffstat (limited to 'src/target')
| -rw-r--r-- | src/target/cortex_a.c | 15 |
1 files changed, 0 insertions, 15 deletions
diff --git a/src/target/cortex_a.c b/src/target/cortex_a.c index 033bdc16..55f4fe5f 100644 --- a/src/target/cortex_a.c +++ b/src/target/cortex_a.c @@ -1888,21 +1888,6 @@ static int cortex_a8_examine_first(struct target *target) armv7a->debug_base = target->dbgbase; } -#if 0 - /* - * FIXME: assuming omap4430 - * - * APB DBGBASE reads 0x80040000, but this points to an empty ROM table. - * 0x80000000 is cpu0 coresight region - */ - if (target->coreid > 3) { - LOG_ERROR("cortex_a8 supports up to 4 cores"); - return ERROR_INVALID_ARGUMENTS; - } - armv7a->debug_base = 0x80000000 | - ((target->coreid & 0x3) << CORTEX_A8_PADDRDBG_CPU_SHIFT); -#endif - retval = mem_ap_sel_read_atomic_u32(swjdp, swjdp_debugap, armv7a->debug_base + CPUDBG_CPUID, &cpuid); if (retval != ERROR_OK) |