aboutsummaryrefslogtreecommitdiff
path: root/src/target/hla_target.c
diff options
context:
space:
mode:
authorSpencer Oliver <spen@spen-soft.co.uk>2013-08-05 17:46:09 +0100
committerSpencer Oliver <spen@spen-soft.co.uk>2013-09-08 16:13:51 +0000
commit83f1c6f9169bdae920ce18108590d8dffad99126 (patch)
tree369224d53f594ade8d4c40c9ade953c886ec1363 /src/target/hla_target.c
parent32ac9c0144f7aa7233b941bf78139eef8332fbc2 (diff)
armv7m: use consistent arm.cpsr member
We already set cpsr in armv7m_build_reg_cache, so lets use it for all other accesses to this field. Change-Id: I19b3b21ecf1571bbea12e1be664845e6544f6fa1 Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/1539 Tested-by: jenkins
Diffstat (limited to 'src/target/hla_target.c')
-rw-r--r--src/target/hla_target.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/target/hla_target.c b/src/target/hla_target.c
index 41fe45e6..078ac647 100644
--- a/src/target/hla_target.c
+++ b/src/target/hla_target.c
@@ -427,7 +427,7 @@ static int adapter_debug_entry(struct target *target)
/* make sure we clear the vector catch bit */
adapter->layout->api->write_debug_reg(adapter->fd, DCB_DEMCR, TRCENA);
- r = arm->core_cache->reg_list + ARMV7M_xPSR;
+ r = arm->cpsr;
xPSR = buf_get_u32(r->value, 0, 32);
/* Are we in an exception handler */