diff options
author | ntfreak <ntfreak@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2008-04-10 11:43:48 +0000 |
---|---|---|
committer | ntfreak <ntfreak@b42882b7-edfa-0310-969c-e2dbd0fdcd60> | 2008-04-10 11:43:48 +0000 |
commit | 9c3dec377eb6eb822b85fa107ade2a62c9e1cfd1 (patch) | |
tree | 528bc639688200b05ae27df46046c3544399d121 /src/target/cortex_m3.h | |
parent | 1ade331ba925c506ed4254f31dba5e6f9cf782b4 (diff) |
- single core context used, removed debug context as thought unnecessary.
- DCRDR now used to access special core registers - info is currently omitted from the cortex_m3 TRM ARM have told me this is the preferred access method and the docs will be updated soon.
- now checks for User Thread Mode and Thread mode when halted.
- removed repeated function declarations from command.c
- cortex_m3_prepare_reset_halt removed, updated cortex_m3_assert_reset to suit
git-svn-id: svn://svn.berlios.de/openocd/trunk@558 b42882b7-edfa-0310-969c-e2dbd0fdcd60
Diffstat (limited to 'src/target/cortex_m3.h')
-rw-r--r-- | src/target/cortex_m3.h | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/src/target/cortex_m3.h b/src/target/cortex_m3.h index 17c2b47b..0072e84b 100644 --- a/src/target/cortex_m3.h +++ b/src/target/cortex_m3.h @@ -173,7 +173,6 @@ int cortex_m3_step(struct target_s *target, int current, u32 address, int handle int cortex_m3_assert_reset(target_t *target); int cortex_m3_deassert_reset(target_t *target); int cortex_m3_soft_reset_halt(struct target_s *target); -int cortex_m3_prepare_reset_halt(struct target_s *target); int cortex_m3_read_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer); int cortex_m3_write_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer); |